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Abstract
It is a fact that the presence of power distributed generation sources in the elec-trical sector is growing exponentially worldwide. This can mainly be explained
by the increase of renewable energy production, which involves principally grid-
connected single- and three-phase Voltage Source Converters (VSCs).
Regarding the regulations formedium and high power inverters, it is not enough
to generate currents with low harmonic content and a unity-power-factor opera-
tion: grid-connected VSCs also have to work properly when the electrical grid
presents non-ideal characteristics such as frequency variations, sags, swells or a
high impedances, among other disturbances.
In line with the above and to improve the grid currents quality, LCL ઙlters are
widely used at the input of VSCs for their attenuation capabilities at high frequen-
cies. However, they present a big resonance that may produce robustness issues.
In order to study this problem and to stablish a basis for the controllers design,
the grid-connected VSC mathematical models have been obtained, analysed and
discretised, including passive and active LCL resonance damping techniques.
Adaptive Feedforward Cancellation (AFC) is the control technique addressed
in this research work, leading to robust designs which are able to face all the grid
disturbances aforementioned. AFC controllers, formed by resonators, have been
considered in continuous- and discrete-time forms, and presenting inઙnite and ઙ-
nite gain, along with an anti-windup system for limitation purposes.
The development of an AFC control design method (directly in discrete time),
and the use of automatic code generation tools, have allowed a fast implementation
of the resonant controllers into a Digital Signal Processor (DSP). The experimental
results obtained from the VSC prototypes (also developed during this thesis), prove
the robustness of this control technique.
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Técnicas avanzadas de control digital resonante
para convertidores estáticos de potencia
conectados a la red eléctrica
Resumen
Es un hecho que la presencia de fuentes de generación de energía distribuida en elsector eléctrico está creciendo exponencialmente a nivel mundial. Esto se debe
esencialmente al incremento de la producción de energías renovables, que están
estrechamente relacionadas con convertidores estáticos de potencia monofásicos y
trifásicos (VSC) conectados a la red eléctrica.
Con respecto a la normativa en el ámbito de los inversores de media y alta po-
tencia, ya no es solamente necesario que éstos generen unas corrientes con un bajo
contenido en armónicos y un factor de potencia unitario: el funcionamiento de
dichos equipos debe ser correcto frente a situaciones no ideales de la red como
variaciones de frecuencia, huecos de tensión o redes débiles, entre otros.
En consonancia con lo anterior y para mejorar la calidad de las corrientes de red,
los ઙltros LCL son ampliamente utilizados a la entrada de los VSC por su gran ate-
nuación a altas frecuencias. Sin embargo, la gran resonancia que presentan puede
generar problemas de robustez. Para estudiar este fenómeno y crear una base para
el diseño de los controladores, se han obtenido, analizado y discretizado losmodelos
matemáticos de los VSC conectados a la red, incluyendo técnicas de amortiguación
pasivas y activas para el ઙltro LCL.
La técnica de control abordada en este trabajo de investigación se denomina
Adaptive Feedforward Cancellation (AFC), con la que se han conseguido diseños ro-
bustos y capaces de hacer frente a las perturbaciones en la red detalladas anterior-
mente. Los controladores AFC, formados por resonadores, han sido considerados
en tiempo continuo y discreto, y con ganancias inઙnita y ઙnita, junto con un sis-
tema de limitación anti-windup.
El desarrollo de un método de diseño de control AFC (directamente en tiempo
discreto) y el uso de herramientas de generación automática de código, han per-
mitido una rápida implementación de los controladores resonantes en un procesador
digital de señales (DSP). Los resultados experimentales obtenidos con los prototipos
de convertidores monofásico y trifásico (también desarrollados durante esta tesis),
conઙrman la robustez de esta técnica de control.
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Techniques avancées de commande numérique
résonante pour des convertisseurs de puissance
connectés au réseau électrique
Résumé
C’est un fait que la présence de sources de génération d’énergie distribuéedans le secteur électrique est en train de croître exponentiallement à niveau
mondiale. Ceci est principalement à cause de l’augmentation de la production
d’énergies renouvelables, qui est étroitement liée à des convertisseurs statiques de
puissance monophasés et triphasés (VSC) connectés au réseau électrique.
Par rapport aux régulations dans le domaine des onduleurs de moyenne et forte
puissance, il n’est pas seulement nécessaire qu’ils génèrent des courants à bas con-
tenu harmonique avec un facteur de puissance unitaire: le fonctionnement de ces
systèmes doit être correct face à des situations non idéales du réseau comme va-
riations de fréquence, creux de tension ou réseaux faibles, parmi d’autres.
Dans cet esprit et pour améliorer la qualité des courants du réseau, les ઙltres
LCL sont vastement utilisés à l’entrée des VSC pour leur capacité d’atténuation
aux hautes fréquences. Néanmoins, la grande résonance qu’ils présentent peut
générer des problèmes de robustesse. Pour l’étude de ce phénomène et créer une
base pour la conception des contrôlleurs, les modèles mathématiques des VSC ont
été obtenus, analysés et discretisés, y compris techniques d’amortissement passives
et actives pour le ઙltre LCL.
La technique de commande abordée dans ce travail de recherche s’appelle Ad-
aptive Feedforward Cancellation (AFC), avec laquel il a été possible d’obtenir des
contrôlleurs robustes et capables de faire face aux perturbations du réseau nom-
mées précédemment. Les contrôlleurs AFC, constitués de résonateurs, ont été con-
siderés en temps continu et discret, et avec des gains inઙnis et ઙnis, ainsi qu’un
système de limitation anti-windup.
Le développement d’une méthode de conception de commande AFC (directe-
ment en temps discret) et l’utilisation d’outils de génération de code automatique,
ont permis une implementation rapide des contrôlleurs résonantes dans un pro-
cesseur de signal numérique (DSP). Les résultats expérimentaux obtenus avec les
prototypes des convertisseurs monophasé et triphasé (aussi développés pendant
cette thèse), réaછrment la robustesse de cette technique de commande.
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Tècniques avançades de control digital ressonant
per a convertidors estàtics de potència
connectats a la xarxa elèctrica
Resum
És un fet que la presència de fonts de generació d’energia distribuida al sectorelèctric està creixent exponencialment a nivell mundial. Això es deu principal-
ment a l’increment de la producció d’energíes renovables, directament vinculades a
convertidors estàtics de potència monoোàsics i triোàsics (VSC) connectats a la xarxa
elèctrica.
Pel que fa a la normativa en l’àmbit dels inversors de mitjanes i altes potèn-
cies, ja no és solament necessari que els convertidors generin corrents amb baix
contingut harmònic amb un factor de potència unitari, sino que el funcionament
d’aquests equips deu ser correcte enfront de situacions no ideals de la xarxa com
ara variacions de freqüència, forats de tensió o xarxes febles, entre altres.
D’acord amb l’anterior, i per millorar la qualitat dels corrents de xarxa, els ઙltres
LCL són àmpliament utilitzats a l’entrada dels VSC per la seva capacitat d’atenuació
a altes freqüències. No obstant això, la gran resonància que presenten pot generar
problemes de robustesa. Per estudiar aquest fenòmen i crear una base per al disseny
dels controladors, s’han obtingut, analitzat i discretitzat els models matemàtics dels
VSC connectats a la xarxa, incloent tècniques d’esmorteïment passives i actives per
al ઙltre LCL.
La tècnica de control abordada en aquest treball de recerca es denomina Adapt-
ive Feedforward Cancellation (AFC), amb la qual s’han aconseguit dissenys robustos
i capaços de fer front a les pertorbacions de la xarxa detallades anteriorment. Els
controladors AFC, formats per ressonadors, han sigut considerats en temps continu
i discret, i amb ganàncies inઙnita i ઙnita, juntament amb un sistema de limitació
anti-windup.
El desenvolupament d’un mètode de disseny de control AFC (directament en
temps discret) i l’ús d’eines de generació automàtica de codi, han permès una ràpida
implementació dels controladors ressonants en un processador digital de senyals
(DSP). Els resultats experimentals obtinguts amb els prototips de convertidors mo-
noোàsic it triোàsic (també desenvolupats durant aquesta tesi), conઙrmen la robustesa
d’aquesta tècnica de control.
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“If we knew what it was we were doing, it would
not be called research, would it?”
-Albert Einstein
1
Introduction
and State of the Art

1.1. Introduction
1.1 Introduction
Distributed power sources are becoming increasingly prevalent in the electrical
sector. This is mostly due to the production growth of renewable energy based in
wind turbines, photovoltaic systems, gas micro-turbines, small hydroelectric units,
biomass processing units, etc. And these systems are usually connected to the
electrical grid by means of static converters (Enslin, 2004, Blaabjerg et al., 2004).
Also increasing in number, there are grid-connected systems for power rectiઙca-
tion, like uninterrupted power supplies (UPS), battery chargers for industrial or
electric vehicles, asynchronous motor drives or DC power supplies, which exactly
as before, have a static converter at the input stage to keep the power factor (PF)
as close as possible to the unity (Liserre et al., 2005).
The usual static converter topologies for theseAC/DC applications are the single-
phase Voltage Source Converter1 (VSC) for low power levels and the three-phase
three- or four-wire VSC for higher powers. Following the current power quality re-
quirements when injecting power into the grid, it is desirable to control the active
and reactive power for contributing to the electrical system regulation (E.ON, 2008,
Ministerio de Industria de España, 2006, Ward, 2001). Also, line currents must have
a reduced total harmonic distortion (THD). On the other hand, when the converters
work as rectiઙers, a unity-power-operation is desirable at the connection point to
ensure the best utilisation of the electrical system. Regarding the converters input
stage, it is remarkable how input ઙlters studied in recent scientiઙc works and used
in commercial products are becoming increasingly more complex to improve the
currents quality at high frequencies. For instance, ઙlters like LCL are widely used
as the link with the electrical grid instead of single L ઙlters (Liserre et al., 2005,
Teodorescu et al., 2011).
These converters have to face certain operation problems when they are con-
nected to weak grids (Liserre et al., 2006, Enslin and Heskes, 2004, Bollen, 2000).
Basically, these are: grid frequency variations, voltage harmonics, large grid im-
pedance and/or value variation, unbalanced three-phase voltage signals, tempor-
ary transitory variation of the grid voltage levels (sags and swells) and random or
repetitive variations of the voltage levels (ringings or ચicker). All these non-ideal
situations in the grid produce operation problems to the converters and to the grid
itself, for example, instabilities or undesired resonances causing sub-synchronous
oscillations. This is the reason why it is necessary to investigate more sophistic-
ated control techniques able to operate the converters properly when there is an
anomaly in the grid. It is important to highlight that from the control theory point
of view, all these non-ideal situations can be expressed as parametric uncertainties
and disturbances (usually periodic) in the model.
1These operate by converting the DC voltage (usually called bus) into an AC signal.
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The use of Digital Signal Processors (DSP) in control systems of all kinds has
been increasing due to their ચexibility and continuously improving capabilities.
Thus, discrete-time controllers for sampled-data control systems are usually con-
ceived in continuous-time and then discretised to be implemented into a DSP; this
procedure is widely used because it is straightforward and easy to perform (e.g. by
applying the bilinear transform). Nevertheless, even if the plant is continuous-time,
the controller can only handle discrete-time signals, so the design of a discrete-time
controller for a continuous-time plant is not a continuous-time problem. Roughly
speaking, the points which make the diઘerence are:
• The controller sees a discrete-time version of the real plant, which has sampling
zeroes, and some of them are usually non-minimum phase (Åström et al.,
1984).
• The Nyquist rate states that the sampling period must be properly chosen to
not miss the fastest dynamics to be controlled.
• In order to update the control signal, the controller needs time to sample the
input signals, compute the algorithm and load themodulators. The total delay
is usually one sampling period and its eઘect may be signiઙcant (Orellana and
Griñó, 2012).
• Computations are not inઙnitely accurate (there may be quantisation), so con-
trollers with poles over the unit circle (like resonators), must be properly im-
plemented to avoid instability problems.
• A digital controller can perform operations that would be very diછcult (or
even impossible) to implement with a continuous-time (e.g. analogue) con-
troller such as delays, matrix inversions or trigonometrical operations.
Thus, some controllers will not work if they are conceived in continuous time
and then discretised to be implemented (Yepes et al., 2010). Nevertheless, the exist-
ence of more techniques to design continuous-time controllers makes this proced-
ure widely used, and these may work well if the sampling period has been chosen
properly and the controller is robust enough.
1.2 Background
There exist several suitable control techniques for the VSC control application.
Themost relevant are Repetitive Control, Adaptive Feed-forwardCancellation (AFC),
Synchronous-FrameControllers and Proportional-Resonant Control. All these tech-
niques are based on the same principle, the Internal Model Principle (IMP) (Francis
and Wonham, 1976), which states that the open-loop system must contain a model
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of the references to be tracked and the disturbances to be rejected. The meaning of
this aછrmation will be explained more into detail in Chapter 3, but the main idea
consists in giving inઙnite gain to the frequencies to be tracked or rejected.
Repetitive Controllers are able to track periodic signals and reject periodic dis-
turbances (Costa-Castelló et al., 2005, Hillerström andWalgama, 1996, Kempf et al.,
1993, Escobar et al., 2007, Wu et al., 2010). They are designed supposing that the
frequency of the periodic signals present in the system is constant and that the
sampling time for the controller algorithm is also chosen to be a constant value.
Repetitive controllers in the power electronics domain have been used for inverters
(Zhou and Wang, 2001), active ઙlters (Costa et al., 2004, Griñó et al., 2007, Costa-
Castelló et al., 2009), rectiઙers (Zhou and Wang, 2003) and UPS systems (Escobar
and Valdez, 2007, Rech et al., 2000). The main drawbacks of this technique are the
diછculty to track frequency variations, and that high frequencies have to be treated
carefully since they are naturally ampliઙed by the controller, causing robustness
or stability problems (Griñó et al., 2007).
The other control techniques: Adaptive Feed-forward Cancellation, Synchro-
nous-FrameControllers (Zmood, 2003, Yepes et al., 2014) and Proportional-Resonant
Control (Teodorescu et al., 2006, Twining and Holmes, 2003) have diઘerent names,
but they are very similar from a mathematical point of view: they are all particular
cases of a second-order generalized integrator. Because of the controller structure,
AFC will be the technique which will be emphasised in this thesis.
AFC was born as a linear time-varying (LTI) adaptive control technique. How-
ever, under certain conditions, it becomes a linear time-invariant (LTI) system.
With AFC it is possible to selectively reject periodic disturbances in frequency (Bod-
son et al., 1992) and the resulting controller is equivalent to the use of the IMP for
periodic disturbance rejection. The equivalences between the IMP and the AFC
control are analysed in detail in (Messner and Bodson, 2007).
Many authors have contributed to analyse and improve the AFC control tech-
nique. For example, the importance of properly tuning the resonators parameters
to guarantee the system stability in continuous time (Bodson et al., 1994), diઘer-
ent considerations about the possible basic controller structure variations (Bayard,
2000) and also some applications for the AFC scheme have been analysed for mech-
anical systems where a speciઙc frequency components are to be rejected (Bodson,
2005).
A systematic procedure to tune the resonators parameters from a loop-shaping
perspective is given in (Byl et al., 2005) and the use of AFC controllers in systems
where the disturbances frequencies are unknown has also been studied in (Bodson,
2005). This control technique has been applied mainly in mechanical applications,
5
1.3. Objectives
but its use in power electronic systems (in the discrete-time domain) has also been
carried out in (Malo and Griñó, 2007, Malo and Griñó, 2008).
1.3 Objectives
This research project seeks to contribute in the control systems theory area and
also, in a particular power electronics application with a clear practical interest.
Thus, the aim of this thesis is twofold.
The ઙrst main objective is to obtain theoretical results in the ઙeld of the digital
resonant control techniques. These results are envisaged in two main areas:
• to obtain robust control algorithms in front of model uncertainty, and also in
front of the fundamental frequency variations of the signals to be tracked or
rejected,
• and to state a straightforward controller design methodology, clear enough
to allow its industrial use.
The second objective is the implementation of these control techniques, with
the obtained theoretical enhancements, to the particular problem of AC/DC and
DC/AC power conversion with a non-ideal grid. Ideally, the designed controllers
have to be relevant, again, by their complexity and their hardware implementation
cost, to the industrial sector.
The experimental plants will be a power bidirectional single-phase and three-
phase three-wire VSCs, with a voltage DC bus, in their two operational modes: act-
ive rectiઙer and inverter connected to the grid. A particular emphasis will be given
to the validation of the controller operation facing several grid issues: fundamental
frequency variations, non-sinusoidal voltages (with higher-order harmonics), un-
balanced three-phase systems and unknown and time-variant network impedances
(weak grids).
It is important to note that the dynamics of these plants are very fast, their
measurement noise levels are high and the sensors have a limited bandwidth (by
cost reasons). Furthermore, the sampling period is bounded by the maximum fre-
quency to be controlled and the computation time of the control algorithm, deઙning
the maximum theoretic controller bandwidth.
1.4 Outline of the Thesis
The layout of this thesis is as follows:
• This is Chapter 1, where the state of the art in control techniques applied to
VSCs and the research work objectives are presented.
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• Chapter 2 is devoted to the mathematical models of the single- and three-
phase VSCs in continuous and discrete time. The perfect control and zero
dynamics are found and the control limitations are analysed. Also, a study of
the techniques dealing with the LCL input ઙlter damping are addressed.
• In Chapter 3, the AFC control technique is presented. The structure of reson-
ators are analysed in continuous and discrete time. A systematic procedure
to design these controllers in discrete time is found and it is also applied to
ઙnite-gain resonators. Finally, a limitation system (with anti-windup) for the
resonators output amplitude is presented.
• Chapter 4 describes the complete controller structure and how the design is
carried out. Some simulations results are shown to validate the controller
before the implementation in the real plants.
• Chapter 5 presents the built hardware and all the experimental results for
both converters, the single-phase full bridge and the three-phase three-wire
voltage source converter.
• In the Conclusions Chapter, all the contributions are summed up and a also,
suggestions of some possible future lines of research are given based in the
obtained results and experience.
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“If your experiment needs statistics, you ought to
have done a better experiment.”
-Ernest Rutherford
2
Mathematical Models
of the Power Converters

2.1. Introduction
2.1 Introduction
Mathematical models are more or less accurate representations of our reality in
the world of mathematics. It is an abstraction which allows to make predictions,
calculate interactions or obtain measurable states. In control theory, ઙnding a suit-
able model of a system is the necessary ઙrst step to know it better and, eventually,
to design a controller.
Since the start of power electronics based on semiconductors (thanks to the
invention of the transistor in the middle of the 20th century), it has become a dis-
cipline that has been growing in importance, to such an extent that power supplies
are everywhere. Also, many people have been making eઘorts to ઙnd new power
converter topologies, modelling them or designing suitable controllers, and abund-
ant literature can be found on this particular domain.
Even if the mathematics behind the modelling of power converters are complic-
ated, there exist powerful results which lead to models that can be used easily, even
if they present some limitations. In the appendixes, the method used to ઙnd the
mathematical models of the topologies addressed in this work is presented. These
are well known techniques, which can be successfully applied to many other power
converters as well.
As introduced earlier, it is important to remark that an LCL low-pass ઙlter is
used at the input of the VSCs as the link with the electrical grid. The reason that
this ઙlter is so widely used, is because it can attenuate the harmonics produced
by the converter switching better than other simpler ઙlters, improving the grid
currents quality at higher frequencies.
2.2 SingleࡑPhase FullࡑBridge VSC
The electrical diagram of a full-bridge single-phase power converter is shown in
Fig. 2.1, and the diઘerential equation system describing its dynamics can be written
as
L2di2(t)dt = −vC(t)− r2i2(t) + vg(t)
L1di1(t)dt = vC(t)− r1i1(t)− vC0(t)u(t)
CdvC(t)dt = i2(t)− i1(t)
C0dvC0(t)dt = −
vC0
R0 + i1(t)u(t),
(2.1)
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where i2(t) denotes the grid current (ઙlter input current), vC(t) is the ઙlter capacitor
voltage, i1(t) is the ઙlter right-sided current, u(t) ∈ [−1, 1] is the control signal1 and
vC0(t) is the DC bus voltage (rectiઙer output voltage).
vg‘
Zg L2 L1r2 r1
C C0
R0
u
u
u
u
+
vC0
+
−
+
−
vg i2 i1
+
−
vC
Figure 2.1: Electrical diagram of a full-bridge single-phase power rectiઙer with an LCL input ઙlter.
Note that the measured grid voltage vg depends on the grid impedance Zg (that
can be assumed as an inductance Lg in series with a resistor rg), and the grid current
i2(t) according to the equation
vg(t) = v′g(t)− Zgi2(t) = v′g(t)− Lg
d
dt i2(t)− rgi2(t), (2.2)
where v′g(t) denotes the generator voltage. This means that the measured grid
voltage vg(t) will vary its phase and amplitude with respect to v′g(t) depending on
the consumed current i2(t), introducing an uncontrolled loop into the system. The
generator voltage v′g(t) is known but not accessible; it is the measured voltage vg(t),
the one that will be used to carry out the control and all the power calculations.
2.2.1 Control Objectives
The controller is intended to attain these two control objectives:
• The ઙrst one is to keep the average value of the DC bus voltage vC0 constant
and equal to a reference value VC0 .
• The second one is to generate a low THD sinusoidal line current, with the
same frequency and phase as the grid voltage (for unity-power-factor opera-
tion), and with the necessary amplitude to fulઙl the ઙrst objective.
1The control signal is discrete, u(t) ∈ {−1, 1}, but, when the system is averaged at the switching
frequency, u(t) ∈ [−1, 1].
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In other words, the controller will determine the grid current amplitude that is
necessary to keep the DC bus voltage average value constant. As it will be justiઙed
later, the ઙrst control objective refers to the average value since a constant DC bus
voltage is not compatible with the second control objective.
Both control objectives should be carried out by using the minimum number of
sensors (input voltages, input currents and DC bus voltage). Also, the controller
must be robust enough to face usual grid disturbances like: unbalanced voltages,
load or grid frequency variations, high grid impedances, harmonics, sags or swells,
and ringings, among others.
2.2.2 Perfect Control and Zero Dࡏnamics
The perfect control of a system is the one that lets perfectly reach the control
objectives, and the remaining dynamics of the system is usually called the zero dy-
namics (or the exact dynamics). It is also necessary that in steady-state, the control
signals are bounded, remaining inside its physical limits and that the zero dynamics
is stable. In the case of the single-phase power converter, the input current must be
sinusoidal (of amplitude I and frequency ωg) and, for unity-power-factor operation,
it must be in phase with respect to the input voltage (of amplitude V and frequency
ωg)
i2(t) = I sin (ωgt), vg(t) = V sin (ωgt). (2.3)
Therefore, replacing the current i2(t) and the voltage vg(t) in the equation system
(2.1) by the expressions in (2.3), the ideal control up(t) and the zero dynamics can
be computed2 as a function of the system parameters. So, the ideal control is
up(t) = 1vC0(t)
[V (1− CL1ω2g) sin (ωgt) + IωgCL1L2 (ω2g − ω2n) cos (ωgt)] ,
where ωn =
√
L1+L2
CL1L2 is the ઙlter resonance frequency and the DC bus voltage vC0(t)
in steady state is
v2C0(t) =
1
2R0IV+
√
a2 + b2
1
R2 + ω2gC2
sin
(
2ωgt+ arctan
[b− ωgCR0a
a+ ωgCR0b
])
, (2.4)
where3 a = IV(2C2L1L2ω2g(ω2n − ω2g) − 1) and b = 12CL1L2ωg [(I2ω2gL2 − V2L2 )( 1L1 − Cω2g) +
I2(2ω2g − ω2n)].
2For the sake of simplicity, r1 and r2 have been neglected and the load has been supposed a
resistance of value R.
3The zero dynamics is stable and, then, the exponential decaying terms are neglected on the
steady-state equations.
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From this expression, one can conclude that vC0 is a function of the grid voltage
V and current I amplitudes, and the load R0 (the rest of parameters only have an
eઘect on the oscillations amplitude). Therefore, in steady-state and under perfect
control, vC0(t) is a periodic signal of fundamental frequency 2ωg oscillating around
the value
VC0 =
√ 1
2R0IV. (2.5)
The same result is obtained when performing an input-output power balance
by neglecting the DC bus oscillations. Note that the VC0 is the RMS value of vC0(t),
and that the average value will always be smaller because of the square root, but
this diઘerence is negligible if the oscillations are small.
It is important to highlight that considering the DC bus voltage as a constant
value VC0 , the diઘerential equation system (2.1) becomes linear. And as it will be
seen in the present chapter, this fact makes easier the analysis and the controller
design.
2.3 ThreeࡑPhase ThreeࡑWire VSC
Fig. 2.2 shows the electrical schematic of a three-phase three-wire PWM rectiઙer
with an LCL input ઙlter.
Zg L2
ig if
r2
Cvc
r1L1
ua
ua ub
ub uc
uc
C0 R0
+
+ L2 r2
L2 r2
r1L1
r1L1
C C
Zg
Zg
+
−
vc0+
+
−
−
vag
vbg
+
van‘
vbn‘
vcn‘
Figure 2.2: Electrical schematic of a three-phase three-wire power rectiઙer with an LCL input ઙlter.
The non-linear diઘerential equation system describing the converter dynamical
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behaviour is
L2 ddt ig(t) = Mvc(t)− r2ig(t) + Nvg(t)
L1 ddt if(t) = −Mvc(t)− r1if(t) +
1
2vc0(t)uc(t)
C ddtvc(t) = ig(t)− if(t)
C0 ddtvc0(t) = −i0 + if(t)
Tuc(t),
(2.6)
where4 ig = [iag, ibg, icg]T is the line-to-neutral currents vector (ઙlter input currents),
vc = [vac , vbc , vcc]T is the ઙlter capacitors voltages vector, vg = [vag, vbg] is the measured
line-to-line voltages vector, if[iaf , ibf , icf ]T is the ઙlter right-sided currents vector5, uc =
[ua, ub, uc]T is the control signals vector (where each element must be in the interval6
[−1, 1]), vc0 is the DC bus voltage (rectiઙer output voltage), i0 is the rectiઙer output
current ( vc0R from Fig. 2.2), M ∈ M3(R) is a rank 2 matrix and N ∈ M3,2(R) is the
matrix that transforms the measured phase-to-phase voltages vg to the phase-to-
neutral voltages vn
M = 13
−2 1 11 −2 1
1 1 −2
 , N = 13
 2 1−1 1
−1 −2
 . (2.7)
The same appreciation with the grid impedance than in the single-phase con-
verter takes place in this case. The only diઘerence is that the expression which
relates the generator phase-to-neutral voltages vn′ to the measured voltages vn =
Nvg is now
vn = vn′ − Zgig = vn′ + Lg ddt ig + rgig, (2.8)
where again, Zg is the grid impedance (i.e. the addition of a resistance rg and an
inductance Lg in series per phase).
It can be shown that the diઘerential equation system (2.6) is not linearly inde-
pendent. The physical constraint that the sum of the grid currents must sum zero∑ ig = 0 is reચected in the rank 2 M matrix (2.7). This fact is more noticeable if a
4Time dependencies have been dropped for easier reading.
5xT means the transpose of x.
6Even if control signals are discrete, they commute at high frequencies, so the use of the averaged
model is justiઙed for the controller design.
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0αβ transformation7 is performed
T =
√2
3

√2
2
√2
2
√2
2
1 − 12 − 12
0
√3
2 −
√3
2
 , (2.9)
so that i0αβg = T ig, i0αβf = T if, v0αβc = Tvc, u0αβ = Tuc and v0αβg = TNvg.
After some matrix operations, the 0 component of each variable becomes null
and the diઘerential equation system can be written only in terms of the α and β
components, reducing the system from 10 equations in (2.6) to only 7
L2 ddt i
αβ
g = −vαβc − r2iαβg + vαβg
L1 ddt i
αβ
f = vαβc − r1iαβf −
1
2vc0u
αβ
C ddtv
αβ
c = iαβg − iαβf
C0 ddtvc0 = −i0 + i
αβ
f
Tuαβ.
(2.10)
This transformation is also interesting since it decouples currents and voltages
(iαβg , iαβf , vαβc ) with respect to the control signals uαβ, that is, α and β components are
independent.
2.3.1 Control Objectives
Analogously to the single-phase case, the digital controller is intended to attain
these control objectives:
• Grid currents must be sinusoidal as much as possible (low harmonic content)
and with an arbitrary phase φ with respect to the phase-to-neutral voltages.
Mathematically, if the voltages are V sin (ωgt+ θ), currents should be of the
form I sin (ωgt+ θ+ φ), where V and I are the phase-to-neutral voltages and
line currents amplitudes, ωg is the grid frequency, θ is the angle of the cor-
responding phase (0, − 2π3 or 2π3 ) and φ is the angle which will determine the
power factor (φ = 0 for unity-power-factor operation).
• The average value of the DC bus voltage must be equal to a ઙxed reference
value vc0 = Vc0 . As it will be justiઙed later, and contrary to what happens in
the single-phase VSC, this value is constant for a balanced grid.
7The applied transformation is the linear map deઙned by the T matrix (White and Woodson,
1959).
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Like before, the controller will determine the necessary grid currents amplitude
I to keep the desired constant DC bus voltage vc0 value, and the same remarks about
using the minimum number of sensors and controller robustness apply.
2.3.2 Perfect Control and Zero Dࡏnamics
In (2.6), considering a balanced three-phase voltages and forcing the control
objectives presented in the previous section, one can obtain the zero dynamics for
the DC bus voltage, yielding
vC0 = VC0 =
√3
2R0VI cos φ. (2.11)
The DC bus voltage depends on the load R0, the grid voltages and currents amp-
litudes V, I and the power factor value deઙned by φ. It can be concluded that the
zero dynamics is stable and that the DC bus voltage will be constant in steady-
state, if the grid voltages are balanced. Otherwise, the DC bus voltage will present
oscillations as in the single-phase rectiઙer case.
Another important fact about this three-phase three-wire topology is that there
are not any harmonics multiples of 3 since the currents must sum zero. The proof
to this statement can be found hereafter.
Proof. It is a physical constraint that the three line currents ia, ib and ic must sum
0. Supposing that they are three periodic signals, with the same harmonic content
and with their phases at 0, − 2π3 and 2π3 respectively, this constraint can be written
as a Fourier series like
∞∑
n=−∞
Cneinωt +
∞∑
n=−∞
Cnein(ωt− 2π3 ) +
∞∑
n=−∞
Cnein(ωt+ 2π3 ) = 0.
As it can be observed, the three sums limits are the same and, since the Fourier
series decomposition is unique, one can write that
Cneinωt
(
1+ e−i 2π3 n + ei 2π3 n
)
= 0.
The roots of this equation for n are all the integers except the multiples of 3. This
is easy to show since 1 + e−i 2π3 n + ei 2π3 n is zero for all the n ∈ Z ∼ mod(n, 3) = 0.
Therefore, ∀n ∈ Z | mod(n, 3) = 0, Cn must be null since einωt is not null for ∀t.
Examining again (2.6), it can be seen that under the assumption from (2.11) that
vC0 = VC0 in steady-state, the diઘerential equation system becomes linear. Thus, it is
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possible to obtain the continuous-time transfer functions, the perfect control or to
compute the discrete-time system (which will be used to design the discrete-time
controller).
Deઙning G(s) as the transfer function between the control signals uαβ(s) and the
line currents iαβg (s), and Y(s) as the input admittance of the LCL ઙlter, the perfect
control uαβp can be written as
uαβp = G−1(s)
[iαβg (s)− Y(s)vαβg ] . (2.12)
2.4 VSC Control Limitations
Control signals in power converters are physically limited, they can be 0 or 1
(or any value in between if the average model is considered). As it will be shown,
besides the control signal, the elements that limit the amount of active and react-
ive power in VSCs, are the LCL ઙlter components and the DC bus voltage values.
Moreover, the grid impedance plays an important role as well. In literature, it can
be found some authors dealing with this subject as in (Chinchilla et al., 2006), but
indirectly.
The single-phase full-bridge power converter is going to be considered to illus-
trate the analysis leading to the power limitations analytical expressions. However,
this analysis can be analogously used with the three-phase power converter since,
after some transformations, one arrives to the same linear expressions8.
As mentioned earlier, the diઘerential equation system in (2.1) becomes linear
under the hypothesis that vC0 is a constant value VC0 . In fact, the new diઘerential
equation system corresponds to the circuit shown in Fig. 2.3.
VC0 u
Zg L2 L1
v′g Cic
vc
r1r2
i1i2+ +
vg
- -
+
+-
Figure 2.3: General circuit for a LCL ઙlter with parasitic resistive elements, where v′g is the gridvoltage, VC0 is the bus voltage and u ∈ {1,−1} is the control signal coming from theVSC.
8The only diઘerences are some constants due to the αβ transformation
18
2.4. VSC Control Limitations
The LTI system corresponding to this electrical circuit can be written as
di2(t)
dtdi1(t)
dtdvC(t)
dt
 =
−r2L2 0 −1L20 −r1L1 1L11
C
−1
C 0
 ·
 i2(t)i1(t)
vC(t)
+

vg(t)
L2VC0u(t)
L1
0
 , (2.13)
so it is possible to compute the transfer function of i2(s) with respect to u(s) and
vg(s)
i2(s) = G(s)u(s) + Y(s)vg(s) = 1CL1L2
1
d(s)VC0u(s) +
1
CL1L2
CL1s2 + Cr1s+ 1
d(s) vg(s), (2.14)
where d(s) = s3 +
(
r1
L1 +
r2
L2
)
s2 +
(
ω2n + r1r2L1L2
)
s + r1+r2CL1L2 with ωn =
√
L1+L2
CL1L2 . G(s) is the
transfer function between the control signal u(s) and the line current i2(s) and Y(s)
is the transfer function between the grid voltage vg(s) and also i2(s), which can be
seen as the input admittance of the LCL ઙlter.
In order to study the system in the frequency domain, it is possible to perform
the Fourier transform to the linear model. From the expression (2.14), the Laplace
variable s can be replaced by jω, such that i2(jω) = G(jω)u(jω)+Y(jω)vg(jω). Since the
system only works at one frequency, ω can be replaced by ω1 (the mains frequency),
yielding to this complex expression
I2 = G′U+ Y′Vg, (2.15)
where G′ and Y′ are the transfer functions G(s) and Y(s) evaluated at jω1: G(jω1) and
Y(jω1) respectively. The variables I2, U and Vg can be seen as phasors, for instance,
U = |U| ej∠U = |U|∠U.
2.4.1 Limitations without grid impedance
In this case, the grid impedance is null Zg = 0, so V′g = Vg. Therefore, ઙxing the
angle of the grid voltage Vg to 0, it becomes simply the real value9 V.
In order to establish the limitations in power, the conjugate of (2.15) may be
multiplied by V, giving the apparent power S = VgI2∗ = Pj+ Q where P is the active
power and Q is the reactive power. In this case S = V (G′U+ Y′V)∗, that is
S = VU∗G′∗ + V2Y′∗. (2.16)
Examining this expression closer, one can conclude that the power Swill be the
9Working with RMS values.
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image of the control signal U scaled by the constant VG′∗ plus the oઘset V2Y′∗. Since
the magnitude of the control signal U can take any value between9 0 and 1√2 with
any possible angle, the apparent power S is a circle of radius |VG′∗|√2 centred at V2Y′∗as shown in Fig. 2.4.
P (W)
Q (var)
|VG′∗|√2
imag(V2Y′∗)
real(V2Y′∗)
Smax
Figure 2.4: Diagram of the attainable powers in function of the signal control (the big circle rep-
resents |U| = 1√2 ), grid voltage and the passive elements of the LCL input ઙlter withoutgrid impedance. The small circle represents the acceptable powers by the converter.
The grey region represents the intersection between the both regions.
It is important to remark that the centre of this circle depends on the amplitude
of the grid voltage V and the conjugate of the admittance of the input LCL ઙlter Y′∗.
Observe also that both the radius and the centre of this circle are proportional to V
and V2, respectively, so they will change if V varies.
On the other hand, ઙxing a maximum apparent power acceptable by the power
converter |S| = Smax one obtains a circle centred at the origin of radius Smax. The in-
tersection of both regions will determine the set of the possible converter operating
points (Fig. 2.4 also shows this region).
2.4.2 Limitations with grid impedance
In this case, the generator voltage v′g(t) does not match any more the measured
voltage vg(t); they are related by the equation (2.2), which, particularised again to
the case of a only one working frequency by performing the Fourier Transform,
one obtains
Vg = V′g − ZgI2 =
V′g −
(jω1Lg + rg) I2, (2.17)
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where Vg and V′g are the respective phasors of vg(s) and v′g(s) at the frequency s = jω1.
Now, combining this expression with (2.15), the new equation for the line current
I2 can be written as
I2 = G
′
1+ Y′ZgU+
Y′
1+ Y′ZgV
′
g,
where G′ and Y′ are the same as in (2.15) and V′g is now the real value V, since it
is taken as the phase origin. Observe that this equation would be also valid in
an operational sense (in the Laplace domain). In this case, the new transfer func-
tions include a feedback (Y′ is an admittance and Zg is an impedance, so they are
positive-real transfer functions and there will not be stability problems). Neverthe-
less, depending on the internal controllers, Y′ could not be an admittance any more,
and then it would not be a positive-real transfer function, so the stability could not
be guaranteed.
In order to compute the apparent power S, the conjugate of the former expres-
sion must be multiplied by the measured voltage, that is, Vg, which is given in
function of V′g by the equation (2.17), so, the new apparent power S expression is
S = (V′g − ZgI2) I2∗ = VI2∗ − Zg |I2|2 , (2.18)
since V′g = V and I2I2∗ = |I2|2.
Finally, replacing I2 and Zg, one arrives to the expression
S = VU∗G′′∗ + V2Y′′∗−(jω1Lg + rg) |G′′U+ Y′′V| , (2.19)
where G′′ = G′1+Y′Zg and Y′′ = Y
′
1+Y′Zg . Analysing this result, it can be deduced that thenew expression is similar to the one obtained in (2.16) and they match each other
when Zg tends to 0. The centre of this new region corresponds to a control signal
|U| = 0 and it is placed at V2Y′′∗ − Zg |Y′′V|.
On the other hand, the shape of the region when |U| > 0 is not evident to
obtain analytically: it becomes a circle if Zg tends to zero and it seems an ellipse
otherwise, but it is not an ellipse (the general equation of the curve for ઙxed |U| > 0
is a four-degree polynomial). In Fig. 2.5, an example of the new working region is
depicted (the maximum apparent power bearable by the power converter |S| = Smax
is also depicted). Note that the point corresponding to |U| = 0 is not placed at the
geometrical centre of the closed curve.
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imag (V2Y′∗
−Zg |Y′′V|
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−Zg |Y′′V|
)
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Figure 2.5: Diagram of the attainable powers in function of the signal control (the big closed curve
represents |U| = 1√2 ), grid voltage and the passive elements of the LCL input ઙlter withgrid impedance. The small circle represents the acceptable powers by the converter.
The grey region depicts the intersection between the both regions.
2.4.3 Numerical Eࡎamples
For the sake of clarity, some numerical examples are going to be considered.
Using the component values shown in Table 2.1, it is possible to compute i2(s) from
(2.14)
i2(s) = G(s)u(s) + Y(s)vg(s) = −4.026 · 10
14
s3 + 879.4s2 + 7.287 · 108s+ 4.482 · 1011u(s)+
5435s2 + 4.328 · 106s+ 1.006 · 1012
s3 + 879.4s2 + 7.287 · 108s+ 4.482 · 1011vg(s),
being G′ and Y′ the value of G(s) and Y(s) at s = jω1, that is, −433.207 + 672.661j and
−0.552− 1.922j, respectively.
Table 2.1: Example of Power Converter Parameter Values.
L1 540 μH r1 0.43Ω
L2 184 μH r2 0.15 Ω
Lg 100 μH rg 0.1 Ω
C 10 μF ω1 50Hz
V 230V VC0 400V
The radius and the centre of the circle that limits the working region are com-
puted from the expressions |VG′∗|√2 and V2Y′∗, that is, 130.12 kVA and 942.43+479.84j kVA
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respectively. Fig. 2.6 depicts the working power region if the maximum power tol-
erated by the power converter is supposed to be Smax = 20 kVA.
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Figure 2.6: Working region when the DC bus
voltage VC0 is 400Vwithout grid im-pedance (intersection between the
large blue circle and the red circle).
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Figure 2.7: New working region when VC0 =
350V without grid impedance (in-
tersection between the large blue
circle and the red circle).
In this case, the magnitude of the control signal |U| does not limit the power
through the converter, but the maximum acceptable power Smax.
Fig. 2.7 shows the new region if the DC bus voltage VC0 value decreases in 50V.
Now, the blue circle does not contain any more the red one completely. The centre
of the circle is the same as before, but the new radius is smaller. The intersection of
both circles forms the set of attainable powers by the converter. Since the centre of
the blue circle is placed in the ઙrst quadrant, the control signal will saturate before
reaching some of the converter power limits.
The region with a DC bus voltage VC0 = 400V and a grid impedance is diઘerent
from 0, Zg ̸= 0 is depicted in Fig. 2.8. The area deઙned by the blue curve is smaller
than the equivalent without taking into account the grid impedance. This means
that the total power able to ચow through the converter is reduced. Observe also
that these curves are not circles any more and that the power does not change
linearly in function of the control signal magnitude |U|.
Finally, Fig. 2.9 shows the new region if the DC bus voltage VC0 value decreases
in 50V. As before, this aઘects the size of the working region, but the shape is the
same. Also, observe that in this case, exactly as before, it would be impossible to
reach some of the converter power limits.
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Figure 2.8: Working region when the DC bus
voltage VC0 = 400,V with grid im-pedance (intersection between the
large blue curve and the red circle).
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Figure 2.9: New working region when VC0 =
350,V with grid impedance (in-
tersection between the large blue
curve and the red circle).
It is important to note that these results can be taken into account as a constraint
when designing the LCL ઙlter, or ઙxing the DC bus voltage value in steady-state.
2.5 Plants Discretisation in Time
Thus far, it has been shown that the control objectives can be fulઙlled and that
the zero dynamics is stable in both the single- and the three-phase VSCs. Moreover,
the control limitations have also been analysed. All this information gives a good
understanding of the converter, what is achievable and what is not.
Now, in order to design a digital controller able to fulઙl the control objectives,
instead of using the continuous-time plants to ઙnd a continuous-time controller
(and discretise it for the implementation), the plants are going to be discretised
ઙrst, and the controller will be designed directly in discrete-time.
This makes sense since the digital controller will see the discretized version of
the plant. Moreover, as it will be shown, it is easier to take into account sampling
eઘects in the discrete-time domain, saving one step since the controller will be
directly digital. Hence, the exact discrete-time transfer functions can be obtained
by performing
G(z) = 1Gzoh(z)Z {Gzoh(s)G(s)} , (2.20)
where G(z) is the corresponding discrete-time version of the continuous-time trans-
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fer function G(s) and
Z {G(s)} = Z{L−1 {G(s)} (t)∣∣t=nT} ,
where L−1 {.} is the inverse Laplace transform, Z {.} is the z-transform and T is the
sampling period.
Observe that in the real system, the feedback signals pass through a zero-order
hold (ZOH) representing the analogue-to-digital converters (ADCs). And the unit
delay of one period representing themodulators loading, can directly be introduced
as a pole at z = 0 into the plant, thus, giving Gd(z) = 1zG(z), which is the transfer
function that will be used for the controller design.
2.6 LCL Grid Interface Filter Damping
In order to reduce the high frequency harmonics produced by the converters
switching nature, an LCL low-pass ઙlter is connected between the mains and the
converters. This kind of ઙlters are able to attenuate high frequency spectral content
in the input current (Freijedo et al., 2011). Nevertheless, the high ampliઙcation and
the sudden phase loss produced at the ઙlter resonance frequency ωn constitutes
its main downside and it is source of numerous stability issues (Teodorescu et al.,
2011).
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Figure 2.10: Bode diagram of the grid current with respect to the control signal for an LCL ઙlter.
As an illustrative example, Fig. 2.10 shows the bode diagram of the grid current
with respect to the control signal for some LCL ઙlter values. Since it is a third order
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ઙlter, the slope at higher frequencies is −60 db/dec., but it presents a high gain at
the resonance frequency.
The most popular approaches to overcome this resonance issue are the passive
and active damping techniques. The ઙrst one consists in adding passive dissipative
elements and the second one consists in performing a feedback control loop from
the ઙlter capacitor current to change the closed-loop dynamics. In this section,
both methods are presented and analysed, especially the active damping technique
continuous and discrete time.
Nevertheless, as it will be shown in Chapter 4, a well designed controller can
be robust enough and work perfectly without any damping technique, saving the
losses from added components in the passive damping case, and saving sensors and
the computation time of an extra control loop in the active damping one.
Fig. 2.11 shows the structure of an LCL ઙlter with all the elements that will be
considered in the next sections. Observe that this ઙgure is diઘerent from Fig. 2.3
since it has a resistor rc added in series to the ઙlter capacitor. Hence, the Laplace
domain of the input current i2(s) can be written as
i2(s) = Gu(s)u(s) + Gvg(s)vg(s), (2.21)
where Gu(s) = nu(s)/d(s) = −VC0 rcL1L2
(
s+ 1Crc
)
/d(s) is the transfer function with re-
spect to the control u(s), Gvg = nvg(s)/d(s) = 1L2
(
s2 + r1+rcL1 s+ 1L1C
)
/d(s) is the transfer
function with respect to the grid voltage vg(s) and d(s) = s3 +
(
r1+rc
L1 +
r2+rc
L2
)
s2 +(
L1+L2
CL1L2 +
r1r2
L1L2 + rc r1+r2L1L2
)
s + r1+r2CL1L2 is the denominator polynomial. Note that Gvg(s) can
be seen as the input admittance of the LCL ઙlter.
VC0u(t)
Zg L2 L1
vg(t)
C
ic(t)
vc(t)
r1r2
rc
i1(t)i2(t)+ -
+
+
-
Figure 2.11: LCL ઙlter schematic where vg(t) is the grid voltage, VC0 is the bus voltage and u(t) ∈
{1,−1} is the control signal coming from the VSC.
And a similar expression is obtained for the capacitor current ic(s)
ic(s) = Hu(s)u(s) + Hvg(s)vg(s), (2.22)
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where Hu(s) = mu(s)/d(s) = VC0L1
(
s2 + r2L2 s
)
/d(s), Hvg = mvg(s)/d(s) = 1L2
(
s2 + r1L1 s
)
/d(s)
and d(s) is the same denominator as in (2.21).
2.6.1 Passive Damping
A ઙrst approach to limit the resonance peak consists in increasing the system
damp by adding dissipative elements into the ઙlter, traditionally a resistor rC in
series with the capacitor C (Wang et al., 2003). Thismethod, called Passive Damping
(PD), reduces considerably the undesired resonance oscillations, but also the ઙlter
performance at higher frequencies. Moreover, even if the stability is guaranteed for
any resistance value, the energy dissipated by these elements increases the power
losses in the converter (Routimo and Tuusa, 2007).
To understand how the PDworks in a LCL ઙlter, it is necessary to determine the
role of r1, r2 and rc. Therefore, neglecting all these resistances, the transfer function
Gu(s)|rx=0, x ∈ {1, 2, c} presents a relative degree of 3 (attenuation of −60 dB/dec at
high frequencies) and an inઙnite resonance peak at ωn =
√
L1+L2
CL1L2
Gu(s)|rx=0 =
−VC0ω2nL1+L2
s (s2 + ω2n)
. (2.23)
Note that the transfer function is marginally stable since the poles have zero
real part, and they are simple. It is important to remark that ωn can change if the
grid impedance Zg(s) = rg+Lgs varies, because the value of Lg is added to L2. Fig. 2.12
shows the resonance frequency ωn vs. Lg + L2 graph varying from 10 μH to 1mH for
a ઙlter with L1 = 550 μH and C = 720 μF.
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Figure 2.12: Values of the LCL ઙlter resonance frequency ωn depending on the inductance L2 vary-
ing from 10 μH to 1mH.
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Considering r1 ̸= 0, r2 ̸= 0 and rC = 0, the ઙlter becomes stable and the relative
degree of 3 is kept. Nevertheless, mostly all the input current ચows through r1
and r2. Thus, it is not interesting to add dissipative elements at these positions
since they will produce an important energy dissipation, reducing signiઙcantly the
power transmission performance through the ઙlter.
To study the case where rC ̸= 0, to simplify further calculations, r1 and r2 will
be neglected in the following sections, even if the inductances have small parasitic
resistances. This assumption will turn the transfer function marginally stable, but
the conclusions obtained from the developments will not change qualitatively.
Therefore, the addition of a resistance in series with the capacitor (rc ̸= 0), gives
the transfer function
Gu(s) =
−VC0ω2nL1+L2 (1+ Crcs)
s (s2 + Crcω2ns+ ω2n)
. (2.24)
It can be observed the appearance of a damping element proportional to rc in
the denominator. However, the relative degree is not 3 any more, but only 2 due to
the appearance of a zero in the numerator, which means −40 dB/dec of attenuation
at high frequencies. To highlight the PD behaviour, the bode diagrams for a typical
ઙlter with and without rc are presented in Fig. 2.13. The parameters of the ઙlter are
L1 = 250 μH, L2 = 100 μH and C = 300 μF.
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Figure 2.13: Bode diagrams for Gu(s) with ωn = 6.83 kHz and rc = 0Ω (red), rc = 0.2Ω (blue).
The value of the resistance rC does not aઘect signiઙcantly the resonance fre-
quency of the ઙlter. In other words, for a resistance rc >
√p
Cωn the system will notpresent any more a resonance peak, where p ≈ 0.31712 is the only positive real root
of the polynomial p4 − 6p3 + 3p2 + 28p− 9 = 0.
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2.6.2 ContinuousࡑTime Active Damping
Alternatively, Active Damping (AD) is a subtler approach: the addition of dissip-
ative elements is not needed any more (rc = 0) in favour of a feedback control loop.
In short, the capacitor current ic(t) is measured and used to recalculate the control
u(t). Fig. 2.14 shows the AD control loop, where K(s) is any causal controller of the
form b(s)a(s) . This way, the system dynamics is modiઙed by increasing the damping,
but keeping the ઙlter properties at high frequencies. Many works presenting diઘer-
ent AD implementations for power inverters can be found in literature; (Dahono,
2002, Teodorescu et al., 2003, Dannehl et al., 2010, Wu and Lehn, 2005) are some of
them.
AD is the inner control loop in a power inverter, and if it is is not stable, higher
level control loops may stabilise the system, but general performance will decrease
since they will have to use a part of their control energy on this purpose. It will be
shown that PD and continuous-time AD are always stable, but it is not the case for
discrete-time AD: a proportional discrete-time AD loop may not be enough to guar-
antee the system stability (Wessels et al., 2008), and even more if grid impedance
variations are considered. Consequently, high level controls will must be designed
carefully to assure internal stability.
E 1L1s
vc(t)
i1 ic 1
Cs
vg(t)
1
L2s i2(t)
u
+
-
-
+ -
+
K(s)
+
-
u′(t)
Figure 2.14: Filter block diagram with the general Active Damping feedback control loop.
The new closed loop equation for i′2(s) can be expressed as follows
i′2(s) = G′u(s)u′(s) + G′vg(s)vg(s), (2.25)
where G′u(s) = GuHuK+1 is the new transfer function with respect to the control u′(s)
and G′vg(s) = GvgHuKHuK+1 +
Gvg
HuK+1 −
GuHvgK
HuK+1 is the new transfer function with respect to thegrid voltage vg(s)10. Observe that equation (2.25) has the same structure as equation
(2.21).
In order to determine how the control signal u′(s) aઘects the input current i′2(s),
10For the sake of clarity, dependencies on s have been dropped in transfer functions.
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the transfer function G′u(s) = nu(s)du(s) can be rewritten as
G′u(s) =
nu(s)a(s)
a(s)d(s) +mu(s)b(s) . (2.26)
The relative degree of this transfer function will always be 3 since K(s) is causal
and deg{mu(s)} < deg{d(s)}, so the gain attenuation at high frequencies remains
unchanged. The controller K(s) contributes to change the dynamics of G′u(s); for
instance, with a K(s) = kp, the typical AD results in
G′u(s) =
−VC0ω2nL1+L2
s
(
s2 + kpVC0L1 s+ ω2n
) . (2.27)
Like in (2.24), a dissipative term (kpVC0) appears in the denominator. The di-
mension of this product is Ω and it is equivalent to a dissipative resistor, thus, the
stability of the polynomial s2 + kpVC0L1 s+ ω2n is assured for every kp > 0. Furthermore,a kpVC0 > pL1ωn, where p = 1√2(
√3 − 1) ≈ 0.51763, leads to a non-resonant gain.
Observe that the value of kp is related to the resistance value rc in (2.24) by the
expression kp = rcVC0
(
1+ L1L2
)
.
In Fig. 2.15, the bode diagram of G′u(s) is compared to the one achieved with the
PD method Gu(s). The ઙlter parameters are the same as in Fig. 2.13 and the voltage
bus VC0 = 300V.
103 104 105
−100
0
100
200
M
ag
ni
tu
de
 (d
B)
 
 
103 104 105
−100
−50
0
50
100
Frequency (Hz)
Ph
as
e 
(dB
)
kpE = 0.6 Ω
r
c
 = 0.2 Ω
Figure 2.15: Bode diagrams for Gu(s) with rc = 0.2Ω (red) and for G′u(s) with kp = 0.002A−1 (blue).Both for ωn = 6.83 kHz.
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It is interesting to remark that both systems present the same behaviour at
low frequencies, but they are diઘerent at higher frequencies (gain attenuation of
−40dB/dec. for the PD vs. −60dB/dec. for the AD). Higher order controllers K(s)
would lead to more complex systems with a similar damping behaviour.
2.6.3 DiscreteࡑTime Active Damping
When the AD control is implemented by means of a micro controller, the plant
turns into a sampled-data control system. This fact has big implications on the
ઙnal system operation, and even more if the unit delay of usual real discrete-time
implementations is considered.
K(z)
ZOH+-
u(t)
vg(t)
T
T
u′(t)
LCL
filter i2(t)
ic(t)
u′(n)
uz−1
Figure 2.16: Sampled-data control system for the discrete-time Active Damping with sampling
period T. The discrete-time controller is inside the dashed box.
The plant shown in Fig. 2.16 represents a discrete-time AD control over the LCL
ઙlter. The new expression for i2(z) can be written as
i′2(z) = G′u(z)u′(z) + G′vg(z), (2.28)
where G′u(z) = (z−1)Gu(z−1)HuK+1 is the new transfer function with respect to u′(z) and
G′vg(z) =
(z−1)GvgHuK
(z−1)HuK+1 +
Gvg
(z−1)HuK+1 −
(z−1)GuHvgK
(z−1)HuK+1 the closed loop expression depending on
vg(z). Note that dependencies on z have been dropped, the unit delay is shown in
parentheses, and the sampling period is T.
The transfer functions Gu(z) and Hu(z) can be computed11 from Gu(s) and Hu(s)
as
Gu(z) = Z {Gzoh(s)Gu(s)} = nu(z)d(z) (2.29)
where the numerator is nu(z) = VC0 (sin (ωnT)−ωnT)z2ωn(L1+L2) + 2VC0ωnT cos (ωnT)zωn(L1+L2) − 2VC0 sin (ωnT)zωn(L1+L2) +
11Z {G(s)} = Z{L−1 {G(s)} (t)|t=nT}.
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VC0 (sin (ωnT)−ωnT)
ωn(L1+L2) , the denominator is d(z) = (z− 1)(z2 − 2 cos (ωnT)z+ 1), and
Hu(z) = Z {Gzoh(s)Hu(s)} = mu(z)d(z) (2.30)
where mu(z) = VC0 sin (ωnT)L1ωn (z− 1)2 and d(z) the same denominator as in (2.29).
Observe that the control action pass through a zero-order-hold (ZOH) with
transfer function Gzoh(s) = 1−e−sTs . The transfer functions Gvg(z) and Hvg(z) are ob-
tained from Z {Gvg(s)vg(s)} and Z {Hvg(s)vg(s)} respectively, so the voltage grid vg(t)
is embedded in their expression.
2.6.3.1 DiscreteࡑTime AD without the Unit Delaࡏ
Neglecting the unit delay and using a constant controller K(z) = kp, the denom-
inator of G′u(z) = GuHuK+1 = n1(z)d1(z) can be calculated as
d1(z) = (z− 1)(z2 +
(kpVC0
L1ωn sin (ωnT)− 2 cos (ωnT)
)
z+ 1− kpVC0L1ωn sin (ωnT)). (2.31)
The pole at z = 1 plays the same role as the pole at s = 0 in equations (2.23) and
(2.27). The stability condition for kp in order to assure that the other two poles are
inside the unit circle can be found thanks to the Jury’s criterion and it is12
0 < kp < L1ωnVC0 sin (ωnT)
(1+ cos (ωnT)) (2.32)
Observe that the product ωnT has big implications on the system stability. The
sampling period T is usually ઙxed, but ωn can present variations because of the grid
impedance Zg as explained in the previous section.
The graphical representation of the stability condition in (2.32) for a LCL ઙlter
with ωn = 6.83 kHz when varying ωn from 0 to πT , leads to the region depicted in
Fig. 2.17. The only varying parameter in the product ωnT is ωn. A varying sample
period T would lead to a diઘerent stability limits for kp.
Note that the range of values of kp that stabilise the quadratic factor in (2.31)
reduces when ωn increases until the range is null for ωnT = π. As shown in Fig. 2.12,
an increase of the grid inductance Lg means a decrease of ωn, what is favourable for
the stability.
Continuous-time and discrete-time AD control behave diઘerent, so it is not easy
12The stability conditions have been calculated for a ωn ∈ [0, πT ] in order to satisfy the samplingtheorem (ωnT ≤ π). Thus, ωn = πT is the maximum discrete-time frequency.
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Figure 2.17: Stability region for the kp parameter in function of the ωnT angle for a LCL ઙlter with
ωn = 6.83 kHz, T = 50 μs and without the unit delay. The region is delimited by the
blue and red curves.
to give a physical interpretation of the value kp. When varying this parameter,
as it is shown in Fig. 2.18, poles of (2.31) move over the circle of constant radius√2(1− cos (ωnT)) centred in (1, 0), until they become real.
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Figure 2.18: Root locus in function of the parameter kp for ωnT = π4 (black) and for ωnT = 5π9 (green).
Fig. 2.19 shows the comparison between the bode diagrams of the discrete-time
transfer functions Gu(z) and G′u(z). Both for the same parameters used in Fig. 2.15.
It can be seen that the discrete-time AD reduces the resonance peak and keeps
the original attenuation of −60dB/dec. at high frequencies.
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Figure 2.19: Bode diagrams of Gu(z) and G′u(z) transfer functions for ωn = 6.83 kHz and kpVC0 = 0.6for the second one.
2.6.3.2 DiscreteࡑTime AD with the Unit Delaࡏ
The same procedure carried out in the previous subsection, but including the
unit delay gives a new denominator for G′u(z) = z−1Guz−1HuK+1 = n2(z)d2(z) , yielding
d2(z) = (z− 1)(z3 − 2 cos (ωnT)z2 +
(
1+ kpVC0L1ωn sin (ωnT)
)
z− kpVC0L1ωn sin (ωnT)).
Applying again the Jury’s criterion to the third degree polynomial, the new
stability conditions are
if 0 < ωnT < π3 , 0 < kp <
L1ωn
VC0 sin (ωnT)
(2 cos (ωnT)− 1),
if π3 < ωnT <
π
2 ,
L1ωn
VC0 sin (ωnT)
(2 cos (ωnT)− 1) < kp < 0,
if π2 < ωnT < π, −
L1ωn
VC0 sin (ωnT)
(1+ cos (ωnT)) < kp < 0.
(2.33)
Fig. 2.20 contains the graphical representation of these stability conditions for
kp when varying ωn from 0 to πT .
Taking into account the unit delay, the stability conditions are completely diઘer-
ent with respect to the previous case. Now, there are two points with a null stability
region for kp: the ઙrst one at ωnT = π3 and second one at ωnT = π. Moreover, the
sign of the stability range of kp changes at ωnT = π3 . Therefore, it is not possible to
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Figure 2.20: Stability region for the kp parameter in function of the ωnT angle for a LCL ઙlter with
ωn = 6.83 kHz, T = 50 μs and with the unit delay taken into account. Upper limit
appears in blue and lower limit in red.
ઙnd a constant kp able to stabilise a discrete-time AD for any ωnT angle. A more
complex K(z) controller (like a low-pass ઙlter) could lead to better stability limits.
It is not clear how to obtain an analytic expression of the root locus in function
of kp from (2.33). Fig. 2.21 contains the root locus for ωnT = π6 , ωnT = π2 and ωnT = 3π4 ,
and Fig. 2.22 shows the comparison between the bode diagrams of the discrete-time
transfer functions G′u(z) with and without the unit delay, both for the same ઙlter
parameters shown in Fig. 2.19.
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Figure 2.21: Root locus in function of the parameter kp for ωnT = π6 (black), ωnT = π2 (green) andωnT = 3π4 (blue).
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Figure 2.22: Bode diagrams of G′u(z) transfer functions with and without the unit delay for ωn =
6.83 kHz and kp = 0.002.
Both bode diagrams are almost the same, but the resonance peak is higher when
the unit delay is considered for the same value of kp. Also, the phase loss is greater
when taking into account the unit delay.
2.6.3.3 Implications for Higher Level Controls
To avoid internal instability in a control system, U-poles13 and/or NMP-zeros of
the plant must be treated carefully. In the previous section, it has been determined
how to choose the parameter kp in order to have a closed-loop transfer function
G′u(z) with a stable denominator d2(z), but the numerator n2(z) is also important
n2(z) = VC0ωn(L1 + L2)((sin (ωnT)− ωnT)z
2+
2(ωnT cos (ωnT)− sin (ωnT))z+
sin (ωnT)− ωnT).
The kind of zeros of this second degree polynomial can be established by using
again the Jury’s criterion
sin (ωnT)
ωnT > 1, cos (ωnT) > 1 and 2
sin (ωnT)
ωnT > 1+ cos (ωnT).
13U = {Z ∈ C such that |Z| < 1} and U = C \ U . U-poles include unstable and marginally stable
poles. U-zeros are usually called non minimum-phase zeros (NMP-zeros).
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The two ઙrst conditions are never fulઙlled, so one can conclude that for every
ωn and every T, one (or both) zeros will be over or out the unit circle. Fig. 2.23
shows the position of the zeros for a ωn varying from 0 to πT .
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Figure 2.23: G′u(z) zeros in function of the LCL ઙlter resonance frequency ωn varying from 0 to πT .
For this reason, in order to have a good performance, higher level controllers
(like the main current control loop) must be carefully designed to deal with these
NMP-zeros, since they cannot be cancelled.
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“An expert is a person who has made all the mis-
takes that can be made in a very narrow ८eld.”
-Niels Bohr
3
Adaptive Feed-forward Cancellation
Control Technique

3.1. Introduction
3.1 Introduction
For the asymptotically output tracking and disturbances rejection, the Internal
Model Principle (IMP) establishes that the open-loop transfer function of a system
must contain a model of the references to be tracked and the disturbances to be
rejected (Francis and Wonham, 1976). Referring to periodic signals, the corollary
of this principle states that this is equivalent to have an open-loop transfer function
which presents an inઙnity gain at the main frequency of the tracking/perturbation
signal and its harmonics.
Linear controllers like the proportional-integral (PI) have inઙnite gain at zero
frequency. This is suitable for regulation, but not good enough to face periodic dis-
turbances. On the contrary, linear techniques as Repetitive Control, Proportional-
Resonant Control or Adaptive Feed-forward Cancellation can give inઙnite gain at
diઘerent frequencies, and have been proved to work very well in many diઘerent
domains like mechanical or electrical (Manayathara et al., 1996, Lee, 1997) or elec-
trical (Griñó et al., 2007).
The interest of AFC with respect to the other techniques is its ચexibility. A re-
petitive controller (RC) cannot directly follow frequency changes in signals, which
may cause big control action losses. Whereas, a resonator can be constantly tuned
to the appropriate frequency by means of the carriers supplied by, for example, a
phase-locked loop (PLL). Another AFC technique advantage with respect to RC is
that high frequencies are not naturally ampliઙed, since one can choose the number
and the position of resonators in the control loop. Furthermore, each resonator
has a zero that can be tuned to increase the robustness of the system, which is not
directly possible with proportional resonant controllers.
On the other hand, there are more and more applications involving discrete-
time controllers, due to the rapid technological advances on Digital Signal Pro-
cessors (DSP). Digital controllers have many advantages that analogue ones do not
have (memory, mathematical calculations, adaptability, etc.). Nevertheless, the use
of a DSP to implement the controllers transforms the plant into a sampled-data
control system, which also has some disadvantages (computational delays, time
discretisation, etc.). As introduced earlier, it is possible to take these eઘects into
account, if the whole controller design is carried out directly in discrete time.
Discrete-time resonators must have the same properties than the continuous-
time ones, e.g., inઙnite gain at the exact frequency. However, an approximate dis-
cretisation process can create issues to the control system (Yepes et al., 2010). Note
that resonators poles position is crucial: they must be precisely on the unit circle
to give inઙnite gain and they must be at the right frequency or the controller will
lose its properties.
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Regarding the resonant controller design, each resonator adds two poles and
one zero to the control-loop, so with few resonators the system increases its order
rapidly. In literature, many guidelines to carry out a continuous-time AFC control-
lers design can be found (Bodson et al., 1994, Byl et al., 2005), and some works have
been published concerning discrete-time resonators as well (Malo and Griñó, 2008,
Yepes et al., 2011a,b, Yang et al., 2013), but there are still questions about the design
which need a wider discussion.
3.2 Continuousࡑ and DiscreteࡑTime Resonator
Fig. 3.1 shows the block diagram of a continuous-time resonator. In spite of the
origin of AFC control as an adaptive technique, it has been shown (Messner and
Bodson, 2007) that, assuming the frequency ωk as a constant value, a resonator is
equivalent to the LTI system
Rk(s) = gk s cos (φk) + ωk sin (φk)s2 + ω2k
. (3.1)
where gk, φk and ωk are, respectively, the gain, the angle and the frequency of the
kth resonator.
Some authors work with discrete-time resonators by discretising the transfer
function (3.1). As aforementioned, any approximation during the discretisation
process can lead to undesired dynamical behaviours. Consequently, only an exact
transformation is valid for the discrete-time resonator, that is, the impulse invari-
ance1,
Rk(z) = Z {Rk(s)} , (3.2)
where Rk(z) is the corresponding discrete-time version of the continuous-time res-
onator Rk(s).
It can be shown that this result is a particular case of the discrete-time resonator
diagram depicted in Fig. 3.2.
Using the z-transform properties, the system can be expressed as a LTI system
(Malo and Griñó, 2008)
Rk(z) = 12gk
[H(ze−jωkT)e−jφk + H(zejωkT)ejφk] , (3.3)
where H(z) = Hn(z)Hd(z) denotes any discrete-time transfer function. Hereunder there isthe proof leading to this expression.
1Z {G(s)} = Z{L−1 {G(s)} (t)|t=nT}, where T is the sampling period, L is the Laplace transformand Z is the z-transform.
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+
+
∫ t
0 f(τ)dτ
∫ t
0 f(τ)dτ
gk
x(t) y(t)
cos (ωkt+ φk) cos (ωkt)
sin (ωkt+ φk) sin (ωkt)
Figure 3.1: Continuous-time AFC resonator
diagram.
+
+
H(z)
H(z)
gk
x(n) y(n)
cos (ωkTn+ φk) cos (ωkTn)
sin (ωkTn+ φk) sin (ωkTn)
Figure 3.2: Discrete-time AFC resonator dia-
gram.
Proof. Decomposing the sin and cos functions in exponential functions and apply-
ing the scaling in the z-domain property from the z transform
Z {anx(n)} = X(a−1z),
one can show that the equation of a discrete-time resonator, given by
y(n) = Z−1 {Z {gkx(n) cos (ωkTn+ φk)}H(z)} cos (ωkTn)+
Z−1 {Z {gkx(n) sin (ωkTn+ φk)}H(z)} sin (ωkTn),
can be simpliઙed into
Y(z) = 14
[e−jφkgkX(zejnTωk) + ejφkgkX(ze−jnTωk)]H(z) |z=e−jωkTn +
1
4
[e−jφkgkX(zejnTωk) + ejφkgkX(ze−jnTωk)]H(z) |z=ejωkTn +
1
4
[e−jφkgkX(zejnTωk)− ejφkgkX(ze−jnTωk)]H(z) |z=e−jωkTn −
1
4
[e−jφkgkX(zejnTωk)− ejφkgkX(ze−jnTωk)]H(z) |z=ejωkTn ,
and cancelling, one arrives to
Y(z) = 12e
−jφkgkX(z)H(ze−jωkT) + 12e
jφkgkX(z)H(zejωkT)
which is equivalent to the expression 3.3.
Finally, if a backward Euler integrator is chosen, i.e., H(z) = zz−1 , then, the z-
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domain transfer function of the resonator becomes
Rk(z) = gk cos (φk)z
2 − cos (ωkT+ φk)z
z2 − 2 cos (ωkT)z+ 1 , (3.4)
which is exactly the same transfer function that one obtains by performing the
transform in (3.2) with the transfer function2 (3.1).
This result shows that it is worth working directly in discrete-time instead of
translating a transfer function from continuous time; observe that the H(z) block
can be any kind of integrator, giving diઘerent properties to the resonator. As it will
be addressed later in this chapter, the H(z) block may even be a transfer function
with ઙnite gain at 0Hz.
Analysing (3.4), it can be deduced that the transfer function has two poles and
two zeros: both poles are marginally stable, placed at z = e±ωkT, one zero is placed
at z = 0 and the second one is placed at z = cos (ωkT+φk)cos (φk) . This last zero is a function ofφk, and as it will be explained later, it may be (and usually is) out of the unit circle,
that is, it may be non-minimum phase (NMP). However, even if it seems unusual to
the conventional placement of zeros, the same happens in continuous time, where
this NMP-zero plays an important role for the controller robustness (Messner and
Bodson, 2007).
3.2.1 Control Structure
Let’s suppose the discrete-time control diagram depicted in Fig. 3.3, where the
plant to be controlled is P(z) and the AFC controller is K(z). The usual structure
of K(z) is the addition of N resonators in parallel,∑Nk=1 Rk(z), giving inઙnite gain to
the open-loop transfer function L(z) = K(z)P(z) at the fundamental frequency (and
the harmonics) of the reference signals to be tracked and the disturbance signals to
be rejected. The plant P(z) may be a closed-control loop, as in (Byl et al., 2005) to
reduce the control eઘort of the resonant controller.
+
−
K(z) P(z)
r(n) y(n)
Figure 3.3: Discrete-time control diagram.
2This can be shown by a simply substitution operation.
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Each resonator has two parameters to be tuned: the gain gk and the angle φk. A
control system with several resonators must be carefully designed and implemen-
ted by three main reasons:
• ઙrst, the controller order will be high and it must remain stable, so the reson-
ator parameters must be chosen properly,
• second, the computation time grows with each resonator due to the increas-
ing number of mathematical operations3,
• and third, resonators they are sensitive to computation numerical errors since
their poles are exactly over the unit circle4.
3.2.2 AFC Control Design for Low Gains
3.2.2.1 Resonators Angles
When all the resonator gains gk tend to 0, the closed-loop poles tend to the open-
loop transfer function L(z) ones, i.e., all the resonators poles tend to a position on
the unit circle. Therefore, the departure angle is crucial for stability.
In continuous time, it has been shown with several diઘerent techniques that
each resonator angle φk must coincide with the phase of the plant at each reson-
ator frequency ∠P(jωk) in order to maximise the phase margin. Hence, when gk
increases, all the poles move into the open left half-plane with a perpendicular
trajectory with respect to the imaginary axis (Messner and Bodson, 2007). Further-
more, one can see that the phases of the open-loop transfer function, ∠L(jωk), at
the resonator frequencies ωk, are zero, what is a sign of robustness (Byl et al., 2005).
The question is now if one can obtain some kind of equivalence of these design
rules for a discrete-time system using discrete-time resonators. In order to answer
this question, the idea is to force all resonators poles to follow the most robust pos-
sible trajectory when gk increases, that is, the perpendicular line to the tangent of
the unit circle at the point of departure5, and analyse what happens to the resonat-
ors angles.
Fig. 3.4 shows the most robust closed-loop poles trajectories in a continuous-
time system and in a discrete-time one.
3Each resonator increases by 2 the order of the controller and needs only 5 products and 3 ad-
ditions (two from the discrete-time integrators). The necessary operations needed to compute the
carriers of each frequency are carried out recursively from the signal produced by a PLL.
4That is why a resonator should not be implemented as a transfer function (any quantisation
problem could lead to an unstable system), but as the diagram shown in Fig. 3.2
5An horizontal line over the s-plane (Im = a) becomes a straight line passing through the origin
with slope aT, where T is the sampling period.
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Figure 3.4: Desired closed-loop poles trajectories to maximise the robustness of a continuous-time
system (left) and a discrete-time one (right).
Following Fig. 3.3, the closed-loop transfer function is M(z) = K(z)P(z)1+K(z)P(z) , so the
closed-loop poles are the roots of
1+ K(z)P(z) = 0. (3.5)
Moreover, one can state that z is a function of each gk, i.e., z(gk). Computing
the derivative of 1 + K(z(gk))P(z(gk)) = 0 with respect to each gk when gk = 0, it
is possible to obtain the poles departure angles, since the place of the poles when
gk = 0 are known (those of the open-loop transfer function L(z)).
Next, setting z(gk) = ρ(gk)ejθ(gk), and replacing z(0) by6 ejωkT and z′(0) by ejωkTρ′(0)+
jejωkTθ ′(0), one obtains the expression
Hn(1)P(ejωkT) + 2H′d(1) [ρ′(0) + jθ ′(0)] ejφk = 0. (3.6)
The proof leading to 3.6 can be found below.
Proof. When the gains gk are null, all the closed-loop resonator poles are on the
unit circle. In order to evaluate their departure angle when the gain gk increases, it
is necessary to compute the derivative of the z variable in function of gk with gk = 0.
Resonators are going to be used in the general form presented in (3.3). Nevertheless,
to avoid any indeterminate form, one can split them in numerator and denominator
6Due to the symmetry of this problem, only positive frequencies will be considered.
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as Rk(z) = 12gk Rnk(z)Rnk(z) . Therefore, equation (3.5) can be written as
2
N∏
k=1
Rdk(z) + P(z)
N∑
k=1
gkRnk(z)
N∏
i=1,i̸=k
Rdi(z) = 0. (3.7)
Note that the variable z is a function of gk. Without loss of generality, the impli-
cit derivative is going to be carried out with respect to the gain g1 (the same process
could be carried out again with any gk). Therefore, equation (3.7) can be rewritten
as
2Rd1(z(g1))
N∏
k=2
Rdk(z(g1)) + P(z(g1))g1Rn1(z(g1))
N∏
k=2
Rdk(z(g1))+
P(z(g1))
N∑
k=2
gkRnk(z(g1))
N∏
i=1,i̸=k
Rdi(z(g1)) = 0.
(3.8)
The derivative of the ઙrst term with respect to the gain g1 when g1 = 0 is simply
2R′d1(ejω1T)z′(0)
N∏
k=2
Rdk(ejω1T),
since7 z(0) = ejω1T and8 Rd1(ejω1T) = 0.
The derivative of the second term when g1 = 0 is
P(ejω1T)Rn1(ejω1T)
N∏
k=2
Rdk(ejω1T).
And ઙnally, the derivative of the third term is null, since again, Rd1(ejω1T) = 0 and
all the gains gk are supposed to be null. Consequently, the derivative of (3.8) can be
written as
2R′d1(ejωkT)z′(0) + P(ejω1T)Rn1(ejω1T) = 0.
Replacing Rn1(ejω1T) by9 Hn(1)Hd(ej2ω1T)e−jφ1 , R′d1(ejω1T) by H′d(1)e−jω1THd(ej2ω1T) and
simplifying, one arrives to the equation
2H′d(1)e−jω1Tz′(0) + P(ejω1T)Hn(1)e−jφ1 = 0,
where it is only necessary to replace z′(0) by ejω1Tρ′(0) + jejω1Tθ ′(0) to obtain the
7Due to the root locus symmetry, only positive frequencies are considered.
8Rd1(ejω1T) = Hd(1)Hd(ej2ω1T) and Hd(1) = 0 since the denominator of an integrator is z− 1.9The numerator Rn1(ejω1T) is Hn(1)Hd(ej2ω1T)e−jφ1 + Hn(ej2ω1T)Hd(1)ejφ1 , that is, Hn(1)Hd(ej2ω1T)e−jφ1 .
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expression (3.6).
Setting P(ejωkT) = |Pk|ejψk (the module and the angle of the plant P(z) at the fre-
quency ωkT) and separating this equation into its real and imaginary parts, the
resulting two-equation system can be solved in order to ઙnd the unknowns ρ′(0)
and θ ′(0)
ρ′(0) = −|Pk|Hn(1)2H′d(1)
cos (ψk − φk)
θ ′(0) = −|Pk|Hn(1)2H′d(1)
sin (ψk − φk).
(3.9)
Finally, forcing the departure angles to be perpendicular to the tangent of the
the unit circle at the point of departure, θ ′(0) = 0, one obtains the relationship
between the resonators angles φk and the plant angles ψk; if it is chosen ψk = φk, it
can be observed that, indeed, the trajectories for low gains will be the most robust
one. Now, those trajectories will move towards the origin if ρ′(0) < 0, that is, if
Hn(1)
H′d(1) > 0 (|Pk| is always positive), what is always true for an integrator.
This result shows that in discrete time, one arrives at the same conclusion as
in continuous time: for low gains, the resonators angles φk must coincide with the
plant angles ψk at the frequencies ωkT to obtain the maximum phase margin. In
other words, the estimated angle of the plant can be incorrect by as much ±π2 rad,
exactly as in (Messner and Bodson, 2007), and the poles will still move into the unit
circle.
On the other hand, another property follows from the previous demonstration.
The addition of a resonator, causes a loss of π rad at the frequency which it is tuned.
Choosing the angles for the resonators equal to those to the plant ψk = φk at the
working frequencies ωkT, it can be shown from (3.3) that the open-loop transfer
function L(z) presents a null phase at each resonator frequency ωkT. This can be
explained since the phase of a resonator at ωk is −φk rad10, exactly as shown in
continuous time in (Byl et al., 2005).
Fig. 3.5 depicts the areas where the resonator zero is or not minimum phase in
function of the frequency ωkT and the angle φk. Since φk = ψk, the usual working
area has been marked, showing that probably, the zero will be out of the unit circle.
Normally, plants phases starts at 0 rad and diminish up to −π2 . On the other hand,
the frequency ωkT depends on the control system speciઙcations, but in general re-
mains in the ઙrst quadrant [0, π2 ].
10At the ωkT frequency, the resonator phase presents a discontinuity of π rad, but the average is
−φk, see (Malo and Griñó, 2008).
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NMP− zeros
MP− zeros
φk
ωkT0
0 π/2 π
−π2
−π
Figure 3.5: Areas where the resonator zero is MP or NMP in function of ωkT and φk.
3.2.2.2 Resonators Gains
The design method presented for tuning the φk resonators angles ensures the
maximum phase margin for low gains. The low-gain condition comes from the
fact that the angles property is local and it is only valid for small values of gk >
0. Furthermore, the gk values cannot be increased indeઙnitely since the closed-
loop poles tend to the open-loop transfer function zeros, and they are usually non-
minimum-phase, giving an unstable system11. This fact can be explained because:
• ઙrst, the angles φk may place the resonators zeros outside the unit circle as
previously explained,
• and second, most likely the plant P(z) has been obtained from a continuous-
time plant P(s) using a ZOH and then, in general, it has relative degree of 1.
This fact implies in some cases the appearance of sampling zeros, and usually
the second one is non-minimum-phase (Åström et al., 1984).
Therefore, the pair stability and robustness are the keys to choose the gains
values. A good indicator of robustness is the inverse of the sensitivity transfer
function inઙnity norm d = ‖S(z)‖−1∞ , where S(z) = (1+L(z))−1. The value d represents
the minimum distance from the open-loop transfer function polar plot, L(ejωT), to
the critical point −1. This constitutes an important robustness margin and gives
signiઙcant informations about the closed-loop system. As a general design rule for
robust controllers, the d value should be between 0.5 and 0.75 (Garcia et al., 2007).
3.2.2.3 Application Eࡎample
This example has been borrowed and adapted from (Messner and Bodson, 2007).
Fig. 3.6 shows the plant to be controlled by means of a resonator. Being P(s) =
11Non-minimum-phase zeros are out of the unit circle
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1
(s+10)(s+1) the plant, R1(z) = g1 cos (φ1)z
2−cos (ω1T+φ1)z
z2−2 cos (ω1T)z+1 the resonator and r(n) = sin (ω1nT)
the signal reference. The working frequency is ω1 = 12 rads .
+
−
R1(z) P(s)
r(n) y(t)
ZOH
DSP
T
T
y(n)
Figure 3.6: Control diagram of the sampled-data control system. The plant P(s) is continuous-time
and the control system works in discrete-time.
In order to perform the control design, the plant P(s) is going to be discret-
ised. For the sake of simplicity, the sampling period has been ઙxed to T = π2 s.
Applying the transformation (3.2), the obtained equivalent discrete-time plant is
P(z) = 0.0769z+0.00231z2−0.2079z+3.133·10−8 . In this plant, if necessary, one could add some sampling
eઘects, as the computational delay as a pole at z = 0.
In Fig. 3.7, it can be observed the system root locus in the neighbourhood of
z = ej π4 (one of the resonator poles) if the φ1 = ψ 1 design rule is applied: the angle of
the resonator φ1 is the same as the angle of the plant P(z) at the frequency ω1T = π4 ,
i.e., ψ 1 = ∠P(jω1T) = −0.9768 rad. The gain g1 is a positive value starting at 0.
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Figure 3.7: System root locus for low gain gk in
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pole with z = ej π4 .
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Figure 3.8: Root locus showing the point that
minimises the modulus of the dom-
inating closed-loop poles.
Indeed, for low gains, the departure angle of the pole is perpendicular to the
tangent of the unit circle at the point of departure, and it moves towards the origin.
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Note also that the zero of the resonator is NMP: z = cos (ω1T+φ1)cos (φ1) = 1.7542. Nevertheless,this is the angle φ1 that maximises the phase margin.
Regarding the tuning of the gain, the only condition is that it has to be small.
For example, a gain of g1 = 2 gives a minimum distance from the open loop Nyquist
plot to the critical point of d = 0.856, but the settling time is around 60 s. This is a ro-
bust solution, but the gain could be increased to adjust the balance robustness/time
response.
As an experiment, a set of phase φ1 and gain g1 values that minimises the transi-
ent duration can be found. For a determined value of φ1, when increasing the gain
g1, resonator poles ઙrst move towards the origin and the dominant pole of the plant
moves the opposite. Therefore, the optimum point occurs when the three poles are
at the same distance from the origin. This distance from the origin is a function of
φ1, and can also be minimised.
As depicted in Fig. 3.8, the found values minimising the transient duration are
g1 = 5.815 and φ1 = −1.505 rad. In this case d = 0.319, but the settling time reduces to
15 s approximately. These results can be observed in simulations depicted in Figs. 3.9
and 3.10.
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margin (red) and optimised transi-
ent (green).
The dashed lines in Fig. 3.10 represent the π rad leap with inઙnite gain produced
at the resonator frequency. For the case where the phase margin is maximum, the
asymptote produced by the discontinuity is perpendicular to the real axis, giving
the maximum robustness to the system. Any deviation in this angle will move the
polar plot closer to the critical point −1.
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3.2.3 AFC Control Design for Arbitrarࡏ Gains
The problem of ઙnding the resonators gains can be seen as an LTI parameter-
dependent (LTIPD) system or a ઙxed-order controller design.
In (Zhang, 2003), the stability problem of arbitrary LTIPD systems is extensively
investigated: it is a non-convex non-smooth problem and probably, without an
analytic solution. However, the theory developed based on Lyapunov functions is
very interesting from the mathematical point of view.
Still, the need of a general criterion for tuning the resonator gains leads to
the consideration of using numerical algorithms, and fortunately, there are some
research lines dealing with this problem, for example the ઙxed-order controller
design problem. Two of these options are HInfStruct (Apkarian and Noll, 2006,
Bruinsma and Steinbuch, 1990) and HIFOO (Arzelier et al., 2011, Gumussoy et al.,
2009).
Since the slowest time constant of a system is related to the farthest pole with
respect to the origin, the objective of using an optimisation algorithm is tominimise
the transient duration. This is equivalent of ઙnding the optimum gains gk which
minimise the largest pole modulus. It is also necessary to add another condition to
set the minimum robustness of the system or to check the robustness of the design
found by the numerical methods to assess its viability.
The discrete-time version ofHIFOO,HIFOOD, can be used to solve this optimisa-
tion problem. HIFOOD is aimed at solving ઙxed-order stabilisation and perform-
ance optimisation problems. It depends on a hybrid algorithm for non-smooth,
non-convex optimisation based on quasi-Newton updating and gradient sampling.
In particular, HIFOO can address the ઙxed-order robust stability margin (pseudo-
spectral abscissa) optimisation problem. In the Appendix B there is the code for an
example using HIFOO to tune the gk resonators values.
The main drawback of this approach is that the solution found (if any) will be a
local optimum and possibly, very sensitive to the initial conditions. However, this
method gives a systematic procedure to tune the controllers and it can also be a
good starting point to know the order of magnitude of the gains which stabilise
the plant.
Finally, it is important to highlight that this algorithm can be also used not only
to tune the resonators gains gk, but also their angles φk. Nevertheless, the optim-
isation problem becomes even harder since the number of parameters to tune is
doubled and the controller structure is not a set of constants (static output feed-
back) any more.
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3.3 FiniteࡑGain Resonators
As it has been shown, resonators gain is inઙnite at the frequency in which they
are tuned, but they decrease very quickly on the neighbourhood, so, frequency vari-
ations in the reference or disturbance signals may cause robustness problems and a
decrease in the closed-loop system performance (Costa-Castelló et al., 2009). Hence,
it is necessary the use of adaptive techniques to keep them continuously tuned at
the right frequency. This is normally carried out by a Phase-Locked Loop (PLL),
which is always synchronised with the signals to be tracked or rejected. Note that
in this case, the associated dynamics of the PLL will have an impact on the global
system dynamics and, the dynamical analysis becomes too complex to analyse it.
Therefore, two complementary points are discussed in this section. First, for
systems which present low frequency variations (e.g. grid-connected power con-
verters), it would be interesting to determine if the resonators bandwidth are large
enough around a ઙxed frequency (e.g. the nominal electrical grid frequency) to
consider getting rid of the PLL. If the answer is aછrmative, the second point is to
consider if the substitution of the inઙnite-gain by ઙnite-gain resonators is viable.
By suppressing the PLL, the global system dynamical behaviour would be easier to
study due to its simpler dynamics, and it might present a faster response. By using
ઙnite-gain resonators, even if the tracking error will not be exactly null, the prac-
tical implementation is much simpler and less critical since the poles controllers
are not any more over the unit circle, but inside.
The block diagram presented in Fig. 3.2 represents a generic resonator. When
the H(z) block is a ઙrst order system (i.e. H(z) = zz−ak , with 0 < ak < 1), the newresonator transfer function Rk(z) becomes
Rk(z) = gk cos (φk)z
2 − ak cos (ωk + φk)z
z2 − 2ak cos (ωk)z+ a2k
. (3.10)
Note that if the new parameter ak tends to 1, this expression tends to the inઙnite-
gain resonator transfer function (3.4). Analysing (3.10), one can verify that the poles
are placed at z = ake±jωk , the maximum of the gain is not inઙnite any more and it
is not placed at the ωk frequency. In fact, the expression giving the new frequency
ω′k where the maximum can be found is
0 = cos (φk) cos (ωk + φk)[(1− a2k)2 + 2a2k(cos (2ωk)− cos (2ω′k))]−
[1+ cos (2φk) + a2k(1+ cos (ωk + φk))][(1+ a2k) cos (ωk)− 2ak cos (ω′k)].
This is a complicated equation involving ω′k and ωk. If ak tends to 1, indeed, both
frequencies coincide: ω′k = ωk. For a value of ak < 1, supposing ω′k as a function
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of ak (i.e. ω′k(ak)) and ઙnding ddakω′k(ak) (the derivative of ω′k with respect to theak parameter), it can be observed that ddakω′k(ak) is really small (it is proportional to1−ak). Therefore, the supposition that the maximum is placed at ωk (that is ω′k = ωk)
is acceptable, and this value is given by the expression
|Rk(ejωk)|2 = g2k
(1+ ak(1− ak)− (1− ak) cos (2φk)
2(1− ak)2 (1+ a2k − 2ak cos (2ωk))
+
−ak cos (2ωk) + ak(1− ak) cos [2(φk + ωk)]
2(1− ak)2 (1+ a2k − 2ak cos (2ωk))
)
.
(3.11)
The bandwidth Δωk of each ઙnite-gain resonator can be approximately com-
puted from the H(z) transfer function and it can be written as
Δωk = 2 arccos
(1+ a2k − (1− ak)2p2k
2ak
)
,
where 20 log pk represents (in dB) the gain reduction with respect to the resonator
maximum value.
Regarding the phase, it does not present a discontinuity at ωk and its value is not
−φk, but it tends to it when ak tends to 1. Fig. 3.11 shows a comparison between both
kind of resonators. Observe that the inઙnite-gain resonator magnitude is always
greater than the ઙnite-gain resonator, but for ak values close to 1, their behaviour
will be really similar.
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Figure 3.11: Bode and Nyquist diagrams of an inઙnite-gain (blue) and a ઙnite-gain (green) reson-
ator. The values of the parameters are: gk = 2, φk = 0 and ak = 0.999.
Finite-gain resonators will aઘect each other at each frequency ωk and the track-
ing error will not be null, but the design for each ak, gk and φk can be performed
so this error is really small and the robustness of the system is maximised. Finally,
the transfer function derived in (3.10) could be implemented as it is; since ak < 1,
there will not be stability issues associated to numerical problems. Furthermore,
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the carriers computation is not necessary, so the number of mathematical opera-
tions decreases with respect to the inઙnite-gain resonator.
3.3.1 Robustness Maࡎimisation for Low Gains
Analogously to the inઙnite-gain resonators case, and following the same con-
troller structure from Fig. 3.3, K(z) will be the addition of N ઙnite-gain resonators
in parallel,∑Nk=1 Rk(z).
For a ઙxed ak value, each resonator has two parameters to be tuned: the gain gk
and the angle φk. The open-loop poles are inside the unit circle and the objective is
to force all the resonators poles to follow the most robust possible trajectory when
gk increases, that is, the perpendicular line to the tangent of the circle of radius ak
at the point of departure, and towards the origin.
The starting equations for the ઙnite-gain resonators case are the same: the
closed-loop transfer function is T(z) = K(z)P(z)1+K(z)P(z) , and the closed-loop poles are the
roots of 1+ K(z)P(z) = 0, exactly as in 3.5.
At this point, one can see the complex variable z as a function of each gk, i.e.,
z(gk). The derivative of 1+ K(z(gk))P(z(gk)) = 0 with respect to each gk when gk = 0
will give the information about the poles departure angles, since the place of the
poles when gk = 0 are known.
Next, setting z(gk) = ρ(gk)ejθ(gk), and replacing z(0) by12 akejωk and z′(0) by ejωkρ′(0)+
akjejωkθ ′(0), one obtains the expression
0 = Hn(ak)P(akejωk) + 2H′d(ak) [ρ′(0) + akjθ ′(0)] ejφk (3.12)
The proof which leads to 3.12 can be found below.
Proof. When the gains gk are null, all the closed-loop resonator poles are on the
circle of radius ak. Exactly as in the case of inઙnite-gain resonators, the information
about their departure angle when the gain gk increases is in the derivative of the z
variable in function of gk at gk = 0. Starting from the equation (3.8), the derivative
of the ઙrst term with respect to the gain g1 when g1 = 0 is
2R′d1(a1ejω1)z′(0)
N∏
k=2
Rdk(a1ejω1),
since13 z(0) = a1ejω1 and14 Rd1(a1ejω1) = 0.
12Due to the symmetry of this problem, only positive frequencies will be considered.
13Due to the root locus symmetry, only positive frequencies are considered.
14Rd1(a1ejω1) = Hd(a1)Hd(a1ej2ω1) and Hd(a1) = 0 since the denominator of the transfer function is
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The derivative of the second term with respect to g1 when g1 = 0 is
P(a1ejω1)Rn1(a1ejω1)
N∏
k=2
Rdk(a1ejω1).
And ઙnally, the derivative of the third term with respect to g1 when g1 = 0 is
null, since again, Rd1(a1ejω1) = 0 and all the gains gk are supposed to be null.
Consequently, the derivative of (3.8) turns out to be
2R′d1(a1ejω1)z′(0) + P(a1ejω1)Rn1(a1ejω1) = 0.
Replacing Rn1(a1ejω1) by15 Hn(a1)Hd(a1ej2ω1)e−jφ1 , R′d1(a1ejω1) by H′d(a1)e−jω1Hd(a1ej2ω1)
and simplifying, one arrives to the equation
2H′d(a1)e−jω1z′(0) + P(a1ejω1)Hn(a1)e−jφ1 = 0,
where it is only necessary to replace z′(0) by ejω1ρ′(0) + a1jejω1θ ′(0) to obtain the
expression (3.12).
Setting P(akejωk) = |Pk|ejψk (the module and the angle of the plant P(z) when z is
replaced by akeωk) and separating this equation into its real and imaginary parts, the
resulting two-equation system can be solved in order to ઙnd the unknowns ρ′(0)
and θ ′(0)
ρ′(0) = −|Pk|Hn(ak)2H′d(ak)
cos (ψk − φk)
θ ′(0) = −|Pk|Hn(ak)2H′d(ak)
sin (ψk − φk).
Thus, forcing the departure angles to be perpendicular to the tangent of the
circle of radius ak at the point of departure, θ ′(0) = 0, one obtains the relationship
between the resonators angles φk and the plant angles ψk; if it is chosen φk = ψk, it
can be observed that, indeed, trajectories for low gains will be the predicted ones.
Those trajectories will move towards the origin if ρ′(0) < 0, that is, if Hn(ak)H′d(ak) > 0 (|Pk|is always positive).
It is important to observe that when performing the limit when ak tends to one,
z− a1.15The numerator Rn1(a1ejω1) is Hn(a1)Hd(a1ej2ω1)e−jφ1 + Hn(a1ej2ω1)Hd(a1)ejφ1 , that is,
Hn(a1)Hd(a1ej2ω1)e−jφ1 .
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this condition becomes the rule for inઙnite-gain resonators
lim
ak→1
ψk = limak→1∠P(ake
jωk) = ∠P(ejωk).
3.3.2 FiniteࡑGain Resonator Design
In order to obtain a robust resonator design, ઙrst it must be set the value of the
open-loop transfer function L(z) at the ωk frequency, bk (e.g. bk = 1000, that is, 60 dB).
This value must be large since it will determine the controller performance at the
nominal frequency ωk. Then, it must be chosen the value pk, which represents the
gain between the maximum (bk) and the line where the gain curve will present the
desired bandwidth Δω∗k (e.g. −20 log pk = −30 dB.). Therefore, the value bkpk determ-ines the controller performance at the bounds of the desired bandwidth, that is, pk
represents the maximum detuning of the controller over Δω∗k. The equation which
relates the parameters pk and Δω∗k to ak is
ak =
p2k − cos
(Δω∗k
2
)
p2k − 1
−
√
−1+ 2p2k − 2p2k cos
(Δω∗k
2
)
+ cos2
(Δω∗k
2
)
p2k − 1
(3.13)
The values of the open-loop maxima are given by the square root of the expres-
sion (3.11), which depends linearly on the gk gains, multiplied by the gain of the
plant at the ωk frequencies (i.e. |P(ejωk)|). The diઘerent pk values should be chosen
to ensure that the resulting parameters ak are under the closest value of 1 that will
produce numerical issues in the arithmetic unit working precision that is going to
be used to compute the control signal (e.g. single, double, etc.). Note that, for a
ઙxed bandwidth, the bigger pk is, the closer ak will be to 1 and the smaller bkpk valuewill be.
Once all the ak parameters have been obtained, the φk angles can be computed
by applying the rule deduced in the previous Section: φk = ∠P(akejωk).
Finally, the gk values must be those that will fulઙl the condition imposed by
bk. Obviously, they must be smaller than the critical value that will destabilise the
system and it is important to verify the robustness of the ઙnal controller. If the
computed values of gk give a low robust controller or an unstable plant, the bk and
pk values need to be arranged in order to obtain new less demanding speciઙcations.
The design procedure above-mentioned can be summarised as follows:
• Step 1. Choose the desired maximum values of the open-loop transfer func-
tion L(z) at the ωk frequency.
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• Step 2. Determine the necessary ak which are a function of the desired band-
widths Δω∗k and the gain decay set by pk by means of the expression (3.13).
• Step 3. Compute all the φk thanks to the design rule derived in the previous
Section: φk = ∠P(akejωk).
• Step 4. Set the gains gk which fulઙls the condition imposed in Step 1. Verify
that these gk does not destabilise the control system and verify that it is robust
enough.
3.3.3 Implementation Eࡎample
Let’s consider again the continuous-time transfer function P(s) with two stable
poles s = −1 and s = −10: P(s) = 10
(s+1)(s+10) . In Table 3.1, all the used parameters are
listed.
Table 3.1: System Parameters for a Finite-Gain Resonator Controller Design.
T π8 s
ω1T 14 rads
Δω∗1T 0.02ω1T rads
20 log b1 60 dB
20 log p1 25 dB
The resulting discrete-time plant P(z) discretised using a ZOH (Zero-OrderHold)
at the sampling period T is P(z) = 0.2519z+0.06644z2−0.6949z+0.0133 . The gain at the ω1T frequency is
|P(ejω1T)| = 0.969661. On the other hand, using p1 and Δω∗1T in expression (3.13), a
value for a1 = 0.9999447 is obtained. Once a1 has been determined, φk can be com-
puted by using the design rule in Step 3; therefore φ1 = ∠P(a1ejω1T) = −0.319743 rad.
Fig. 3.12 depicts the closed-loop poles for low gains. As it can be observed, when
g1 increases, the trajectory is perpendicular to the tangent of the circle of radius ak
at the point of departure, and towards the origin. In this case, ak is really close to
1 and the closed-loop pole departure angle is almost the same with respect to the
inઙnite-gain resonators case. The diઘerences get more noticeable as ak decreases.
The gain g1 must be chosen to fulઙl the condition imposed by b1, but the system
must remain stable. In this case, the necessary gain is g1 = 0.1140639. With this g1,
the value of the open-loop system gain at ω1 is 20 log |L(ejω1T)| = 60 dB, so the gain
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Figure 3.12: Finite-gain closed-loop poles when gains gk are low.
at the frequencies (ω1 ± Δω∗12 )T is 20 log |L(ej(ω1±
Δω∗1
2 )T)| = 20 log
(
|L(ejω1T)|
pk
)
= 35 dB, as
expected.
The open-loop and closed-loop transfer-function bode diagrams are shown in
Fig. 3.13 and the open-loop Nyquist diagram in depicted in Fig. 3.14. Observe that
the system is stable and robust, since the minimum distance from the open-loop
Nyquist diagram to the critical point−1 is d = 1‖S(z)‖∞ = 0.689857, where S(z) = 11+L(z)is the closed-loop sensitivity transfer function.
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Figure 3.13: Open-loop (left) and closed-loop (right) transfer-function bode diagrams.
Finally, the system responses and the tracking errors when the reference signal
frequency is ω1T and (ω1 + Δω12 )T are depicted in Fig. 3.15. Note that the reference
is well tracked in both cases; in the ઙrst one, the closed-loop transfer function
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Figure 3.14: Open-loop Nyquist diagram (left) and a detail zoom near the critical point −1 (right).
T(z), regarding the reference signal amplitude, presents a gain of 0.999001 and a
phase equal to −2.079154 · 10−7 rad and in the second one, the closed-loop gain is
0.998943 and the phase is −0.017676 rad. As it can be observed, the error is due
basically to the phase shift and not to the gain. The error E(z) can be computed
thanks to the sensitivity transfer function S(z) since S(z) = E(z)R(z) , where R(z) is the
reference signal. Therefore, the amplitude of the errors in steady state represented
in Fig. 3.15 are given by |S(ejω1T)| = 0.000999, that is, a 0.0999% for the ઙrst case and
|S(ej(ω1+ Δω
∗1
2 )T)| = 0.017699, that is, a 1.7699% for the second one.
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Figure 3.15: Transients and tracking errors when the reference signal frequency is ω1T (left) and
(ω1 + Δω
∗
1
2 )T (right).
3.4 Limitation of Resonators Amplitude
Integrators are usually limited to avoid excessive values at their output (for ex-
ample, to prevent actuators saturation). Nevertheless, if the limit is reached, the
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closed loop opens and the permanent error can be integrated in excess producing
several dynamical problems, like large overshoots or slow responses in big transi-
ents.
An anti-windup protection is always a good practice to keep the integrators
value between limits, to ઙx the maximum disturbance to be rejected by the control-
ler and to avoid excessive overshoots during big transients. However, in tracking
problems, linear saturation is not suitable since the signals will be clipped and their
frequency spectrum can be signiઙcantly modiઙed.
Therefore, in order to avoid distortion on the output signal, the resonators lim-
itation must be performed in their amplitude, which is the envelope of the output
signal. This can be seen clearly by analysing the equations describing the resonator
dynamic behaviour from16 Fig. 3.1[ dx1
dtdx2
dt
]
= g
[cos (ωt+ φ)
sin (ωt+ φ)
]
u
y = [cos (ωt) sin (ωt)] [x1x2
] (3.14)
Note that the output amplitude will be given by the value17 ρ =√x21 + x22. In this
case, a polar-coordinate transformation is useful to simplify the equations, yield-
ing18 [ dρ
dt
ρ dθdt
]
= g
[cos (ωt+ φ − θ)
sin (ωt+ φ − θ)
]
u
y = ρ sin (ωt+ θ).
(3.15)
The amplitude steady-state can only be reached when the input signal u (which
is the error signal) is null19. Otherwise, since there is not limitation, there will
not be an equilibrium and the amplitude will grow indeઙnitely. Note that even
if the input signal u may be composed by the resonator angular frequency ω and
other multiples, the only frequency which will be integrated is ω. All the other
frequencies will be present in the system, but attenuated since the gain is only
inઙnite at the resonance frequency.
Fig. 3.16 depicts the proposed limitation loop for a continuous-time resonator.
16Time dependencies have been dropped.
17After some trigonometrical transformations, the resonator output can be rewritten from y =
x1 cos (ωt) + x2 sin (ωt) to the expression y =
√x21 + x22 sin(ωt+ arctan x2x1 )
18The usual polar-coordinate change
{
x1=ρ cos (θ)
x2=ρ sin (θ) has been performed.19More precisely, since u may be composed by diઘerent harmonics, the steady-state will be at-
tained when the ω frequency is not present in the error signal.
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Observe that√x21 + x22 is the limited signal and the proportional path K closes the
anti-windup loop. The saturation block has its lower limit at 0 (the amplitude can-
not be negative) and the upper limit at a ઙxed value ρ¯. This method can be seen as
a limitation in the frequency domain since each resonator can be tuned independ-
ently.
gk
u2
u2
u K
carrier
carrier
carrier
carrier
yu
1
s
1
s
Figure 3.16: Continuous-time limitation block diagram: inputs and outputs are coloured in pink,
resonator elements in blue, and the limitation loop in yellow.
After rewriting the equations adding the limitation loop and performing the
same change of variables, the new polar-coordinate system supposing positive sat-
uration can be simply written as[ dρ
dt
ρ dθdt
]
= g
[cos (ωt+ φ − θ)
sin (ωt+ φ − θ)
]
u+
[1
0
]
Kρ (ρ¯ − ρ)
y = ρ cos (ωt+ θ).
(3.16)
Observe that the amplitude equation is modiઙed by the new limitation term, but
the phase equation remains unmodiઙed. This means that, in steady-state, the phase
θ will be the same as in the case without limitation. On the other hand, supposing
an error of amplitude e at the fundamental frequency ω, the steady-state output
amplitude value can be obtained by forcing the derivatives to be zero, yielding to
the quadratic equation20 ge2 + Kρ∗ (ρ¯ − ρ∗) = 0.
The positive solution will give the steady-state saturation value ρ∗, which de-
pends on the upper saturation limit ρ¯, the resonator gain g, the anti-windup gain
20For simplicity, the oscillating terms with average zero have been dropped since their contribu-
tion is negligible. Therefore, the resulting expression is the average value of the real solution.
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K, and the amplitude of the error e
ρ∗ = ρ¯2 +
√
ρ¯2
4 +
ge
2K .
It is interesting to highlight that exactly as happens with the usual integrator
anti-windup loops, the limit of this value when K tends to inઙnity is just ρ¯, that is,
limK→∞ ρ∗ = ρ¯.
Figure 3.17: Comparison of the output of a resonator with (blue) and without (green) limitation,
and the theoretical maximum value (red).
The way of ઙnding the right value of K is the same that for integrator anti-
windups. When the saturation is active the main loop opens, the anti-windup one
closes and K will determine its dynamics. From (3.16), the diઘerential equation for
ρ(t) is21 dρ(t)dt = Kρ(t)(ρ¯ − ρ(t)), whose solution in function of the initial condition
ρ(0) can be written as
ρ(t) = ρ¯e
Kρ¯tρ(0)
ρ¯ + (eKρ¯t − 1)ρ(0) .
As is can be observed, the expression is non-linear, but the most relevant ele-
ment from this expression is time constant Kρ¯.
On a ઙnal note, this limitation loop can be used directly in discrete-time by
simply replacing the continuous-time integrators by discrete-time ones. Fig. 3.17
shows a discrete-time simulation comparing the output of a resonator with and
without limitation. The parameters are T = 1 · 10−3 s, e = 1, ω = 2π50T rad g = 5 and
K = 10.
21The term depending on the input signal u is neglected since it can be seen as a disturbance
when the saturation is active.
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With these parameters, the expected value for ρ is approximately 1.21, which
matches the simulation result. The fact that the amplitude is limited when the
anti-windup loop starts acting, but the phase remains the same for both resonators,
guarantees the proper operation of the controller whilst the saturation is active.
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“Extraordinary claims require
extraordinary evidence.”
-Carl Sagan
4
Control Structure
and Design

4.1. Introduction
4.1 Introduction
After the power converters analysis, it has been determined that the control
objectives are attainable. Also, the resonator, which is the main control component,
has been studied and a design method has been developed. Now, it is just a matter
of putting all the control elements together in a controller structure.
It is important to highlight that the topologies addressed are almost the same
from a control point of view: the full bridge single-phase VSC can be modelled
as a single-input single-output (SISO) transfer function and the three-phase three-
wire, after the 0αβ transformation, can be seen as two identical and decoupled SISO
single-phase transfer functions.
4.2 Digital Control Architecture
Fig. 4.1 and 4.2 show the proposed control block diagram for the single- and
three-phase VSC respectively. As it can be observed, it is a typical cascade control
loop carried out in two levels: an inner current-control loop and an outer voltage-
control loop. Note that for the three-phase VSC there will be 2 identical current
controllers running in parallel: one for each of the α and β components.
As it will be explained further down, the carriers used to produce the references
for the current controllers are generated by a synchronous reference frame PLL
with a Moving Average Filter (SRL-PLL MAF) (Golestan et al., 2014).
Volt.+
−
vg
vref
vC0
igConv.
carrier
Ctrl. Ctrl.
Curr.
Power
Comb
Filter
Figure 4.1: Controller block diagram for the single-phase VSC.
Since both topologies are almost the same from a control perspective, so they
are their controllers. The only diઘerences in the three-phase with respect to the
single-phase control are: the αβ transformation1 and that there are two decoupled
current loops working in parallel instead of only one. Therefore, all the controller
elements discussed in the next subsections will be common to both architectures.
1The only change produced by this linear transformation is the gain of the transfer function.
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CombFilter
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uabc
vC0
iabcg
Figure 4.2: Controller block diagram for the three-phase VSC. Double line path means vector vari-
able.
4.2.1 Current Control Loop
The inner control loop (depicted in Fig. 4.3) has three parts: the stabilisation
controller K(z), the feed-forward ઙlter F(z) and the resonators bank R(z) (with a
proportional and an integral path).
−
K(z)+
−
K0
I0(z)
+ Gd(z)
F(z)
iref ig
ΣRi(z)
+
+
+
+
+
Figure 4.3: Current controller block diagram.
Before starting the controller design, it is important to make sure that the cur-
rents ચowing into the DC bus if at t = 0 are null (or small) to avoid big inrush
currents at the converter start-up. This can be obtained by performing the simple
variable change
wαβ = vαβg − vc0uαβ
.
Because vαβc ≈ vαβg (since the LCL ઙlter input impedance is small) and the eઘect
of parasitic resistive elements is negligible, at t = 0, iαβf (0) ≈ 0 if wαβ(0) = 0.
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4.2.1.1 Stabilisation Controller
The stabilisation controller K(z) is a low-order controller which presents the
fastest dynamics with respect to the other control loops. The aim of this inner loop
is to modify the original open-loop transfer function Gd(z) so that:
• The resonant peak produced by the LCL ઙlter is reduced.
• High frequencies are attenuated as much as possible.
• The gain of the closed-loop transfer function at the grid frequency is close
to 1 and the phase close to 0 (to track the current references and reject the
disturbances at its best).
These objectives can be obtained by choosing an appropriate structure for K(z),
for example, a low-pass ઙlter k zz−a , with k > 0 and −1 < a < 1. Note that this extra
loop can be seen as a loop-shaping technique to help maximising the controller
robustness and reducing the control eઘort of the other controllers.
In order to quantify the eઘect of this controller, let’s start by the discrete-time
equation (in the z-domain) that relates the control actions with the grid current
i(z) = Gd(z)w(z) + Gvg(z),
where Gd(z) is the third-order discrete-time transfer function2 with respect to the
control signal w(z), and the term Gvg(z) is related to the input admittance of the LCL
ઙlter and represents the loop disturbance.
The closed loop equation in the z-domain, involving the controller K(z), can be
written as i(z) = G′d(z)ir(z) + G′vg(z), where ir(z) is the current reference, G′d(z) is the
closed-loop transfer function3 GdK1+GdK and G′vg(z) is the closed-loop transfer function1
1+GdKGvg .
Observe that if G′d(z) tends to 1, G′vg(z) tends to 0 since GdK1+GdK+ 11+GdK = 1, ∀ω. There-fore, at the grid frequency (50Hz) the ઙrst term should be close to 1 in order to follow
correctly ir(z) and minimise Gvg(z). On the other hand, for robustness reasons, the
closed-loop transfer function should have low gain at higher frequencies.
4.2.1.2 Resonators bank
All the resonators are placed in parallel and each one is tuned to a diઘerent
frequency ωk. Besides a resonator at the grid fundamental frequency, it is not ne-
cessary to place a resonator in every harmonic: as shown in previous chapters
2The relative degree of this transfer function is one due to the apparition of sampling-zeros.
3Dependencies on z have been dropped.
69
4.2. Digital Control Architecture
the even harmonics are null, and in the three-phase three-wire case there are not
multiples of three harmonics either. Therefore, only the 1, 3, 5, 7, 9, ..., nth harmonics
need a resonator in the single-phase VSC and only the 1, 5, 7, 11, 13..., nth harmonics
need a resonator in the three-phase one.
An integrator can be added in parallel to get rid of the currents average values
(this element can be seen as a resonator working at 0Hz)4. And ઙnally, since the
dynamics of the resonators is slow, a proportional path K0 is added in order to let
the fast disturbances reach the inner control loop to be rejected as soon as possible.
This can be seen as the equivalent of the proportional path in a usual PI controller.
4.2.1.3 FeedࡑForward Filter
This element F(z) is another loop-shaping component. It is not strictly necessary,
but it reduces the resonators control eઘort. If the plant transfer function G′d(z) was
perfectly known, the ideal F(z) would be its inversion, i.e. F(z) = 1G′d(z) . This way,the resonators would not have to work and would not be necessary.
In reality, is not possible to know perfectly G′d(z) and its inverse would be a
non-causal transfer function. Therefore, F(z) can be chosen to be a causal transfer
function (e.g. a low-pass ઙlter structure or simply a constant) so its frequency
response is similar to 1G′d(z) at the fundamental frequency (50Hz).
4.2.2 Voltage Control Loop
4.2.2.1 Voltage Controller
The main function of this loop is to balance the active power of the whole sys-
tem, ઙnding the right value for the grid currents amplitude to keep the DC bus
voltage average value constant. To do so, the input to this controller is the dif-
ference between the DC bus voltage reference and the mean value of the DC bus
voltage vc0 .
This amplitude is then multiplied by the carriers from the PLL, becoming a
grid-synchronised reference for the current controller. This reference would give
a unity-power-factor operation. Reactive power can be generated just by adding a
sinusoidal signal of arbitrary amplitude and phase of π2 with respect to the original
reference. The apparent power will have an inductive component if this amplitude
is positive, and it will have a capacitive component otherwise.
4Obviously, adding an integrator at this loop implies that current sensors has been properly
calibrated to avoid DC oઘsets. Moreover, feedback signals have been low-pass ઙltered to avoid
discrete-time DC components due to the aliasing phenomenon in the time-domain sampling oper-
ation at the AD converters.
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Because the voltage loop is performing a regulation, the structure for this con-
troller is chosen to be a discrete-time proportional-integral controller, which can
be designed from a high level point of view. Supposing that the converter is in
steady-state and vc0 is a constant value VC0 , an active power balance can be done
from (2.5). Then, the last equation from (2.1) can be rewritten using a new variable
v˜C0 as
C0 ddt v˜C0 = −
v˜C0
R +
1
2
V
VC0
I.
From this point, it is easy to obtain the transfer function
v˜C0(s)
I(s) =
k
RC0s+ 1 ,
where k = RV2VC0 . Once it is discretised following (2.20), the PI controller C(z) can bedesigned by means of any usual synthesis method.
Finally, it is important to remark that when the converter works as an inverter,
this voltage loop is not necessary and needs to be opened: the DC bus voltage is
imposed externally and the reference will be directly the amplitudes and phases of
the desired grid currents.
4.2.2.2 Comb Filter
In the single-phase VSC, the steady-sate DC bus voltage vc0 will present oscilla-
tions at twice the mains frequency. And even if in the three-phase case, this value
should be constant, it may present oscillations if working conditions are not ideal
(e.g. if grid voltages are not balanced). So, a FIR comb ઙlter has been added in the
feedback path of the voltage control loop in order to extract the DC bus voltage
average value.
The z-domain transfer function of the N order comb ઙlter is vCo (z)vCo (z) = 1N 1−z
−N
1−z−1 (Proa-
kis and Manolakis, 1988). The bode plot of a comb ઙlter is depicted in Fig. 4.4.
It is important to remark that the steady-state value is reached after only NT
seconds, rejecting completely all the harmonics. This kind of ઙlters can only be
carried out in the discrete-time domain, and there is not an equivalent of a comb
ઙlter in continuous time.
The length N of the ઙlter is designed to reject periodic signals with fundamental
period equal to the grid period. It uses the information from the PLL in order to
follow the frequency variations and it is implemented with an approximation of a
fractional delay computation, so it can work when the sampling frequency is not
an integer multiple of the mains fundamental frequency.
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Figure 4.4: Bode diagram of a comb ઙlter.
4.2.2.3 Current Control Loop Resonators Reset
In order to give a fast controller response when a disturbance occurs (more
precisely, when the load decreases instantaneously), all the resonators are set to
zero if the DC bus voltage reaches a pre-ઙxed value greater than the reference.
This action reduces drastically the gird currents and therefore, the DC bus voltage
will decrease as well. The reset is implemented by means of a hysteresis to avoid
multiple resets due to any noises in the measurement.
Furthermore, since the resonators reset clears all the integration performed un-
til the load transient, the currents reach the new steady state very quickly. The
resonators dynamics is slow and they work really well in steady state, but they can
take some time to reach a new steady state when a disturbance occurs.
Thus, the DC bus voltage during the load transient will always be under a pre-
ઙxed maximum value and it will return to its reference value faster. Moreover, just
after the transient, the grid currents will not present high frequency harmonics
since all the resonators are empty.
4.2.2.4 Load Current FeedࡑForward
It has been explained how the outer voltage controller performs a power balance
of the converter. When a change in the load occurs, in order to make the response
time virtually instantaneous, a feed-forward path from the load current iload can
been added to this control loop.
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The idea is to include into the computations not only the information from the
DC bus voltage vCo , but also from the load current. Therefore, since the phase-to-
neutral voltages, the DC bus voltage and the load current are measured, an ideal
power balance can be performed to obtain the necessary grid current references.
This way, the voltage PI controller will only have to ઙnely adjust this value in or-
der to compensate the losses from parasitic elements and other possible modelling
errors. Fig. 4.5 shows the block diagram of this new element in the voltage control
loop.
Comb
PID
+
+
ઙltervCo
iload
vCo
3V
2
iref
Figure 4.5: Diagram for the load current feed-forward.
First, the measured DC bus voltage and the load current are multiplied and
ઙltered using a FIR comb ઙlter (the same type as the one placed at the voltage con-
troller feedback path) to compute the average value of the active power drained by
the load. Then, this power output is divided by 32 of the phase-to-neutral voltages
RMS value to obtain the necessary line current references fulઙlling the active power
balance.
The advantages of this element are clear: the voltage controller only has to
compensate the small error produced by the feed-forward loop estimation. Never-
theless, it implies the use an extra current transducer and some extra computations.
It is important to remark that this compensation system has been added to improve
the dynamical response against load variations, but it is not strictly necessary.
4.2.3 Choosing the Sampling Period
Many factorsmust be taken into accountwhen choosing the controller sampling
period, like the desired bandwidth, the converter switching frequency or the com-
putation time.
Ideally, and according to the Shannon sampling theorem, the maximum dy-
namic frequency to be controlled must be half of the sampling frequency (in reality,
this is too optimistic since the gain at high frequencies is generally small). On the
other hand, in a power converter, the maximum useful sampling frequency is twice
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the switching frequency: deciding independently when to close and open a switch
every switching period.
Special attention should be paid if the sampling frequency is an integer mul-
tiple (or submultiple) of the switching frequency, since there will be aliasing in the
measurements. This problem can be addressed by using anti-aliasing ઙlters.
Obviously, the main limitation when choosing this control period is the com-
putation time. However, with all the technological advances being made on the
micro-processors technology (like ચoating point hardware units, control law accel-
erators, etc.), it is possible to reach very short times.
4.2.4 PhaseࡑLocked Loop and Carriers Computation
As mentioned in the introduction of this section, the phase-locked loop is a
synchronous reference frame PLL with a Moving Average Filter (SRL-PLL MAF)
(Golestan et al., 2014). It uses the same comb ઙlter described in this chapter to
improve the harmonic rejection and dynamic response. The output is a sine-wave
of amplitude 1 synchronised in phase and frequency to the phase-to-neutral voltage
(or voltages in the case of the three-phase VSC).
Every resonator needs four carriers (i.e., cos (nωt), cos (nωt+ φk), sin (nωt) and
sin (nωt+ φk)) that are generated from the PLL output, that is, sin (ωt) and cos (ωt).
It is easy to show that the resonators carriers do not need to have the same angle
as the line-to-neutral voltage that they are intended to control: the important para-
meters are the angles φk. This simpliઙes the computations since the same carriers
can be used across all the phases.
It is possible to obtain all the carriers from the original PLL signals by the means
of a recursive algorithm. The ઙrst step is to realise that both cos (nωt+ φk) and
sin (nωt+ φk) can be split in products and sums using trigonometrical identities
cos (nωt+ φk) = cos (nωt) cos (φk)− sin (nωt) sin (φk)
sin (nωt+ φk) = sin (nωt) cos (φk) + cos (nωt) sin (φk).
Note that since the φk values are constants, cos (φk) and sin (φk) are constant
values as well. Finally, using the same trigonometrical properties as before, cos (nωt)
and sin (nωt) can be written as
cos ((n− 1)ωt+ ωt) = cos ((n− 1)ωt) cos (ωt)− sin ((n− 1)ωt) sin (ωt)
sin ((n− 1)ωt+ ωt) = sin ((n− 1)ωt) cos (ωt) + cos ((n− 1)ωt) sin (ωt).
Therefore, it is possible to compute all the carriers from the original signals
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sin (ωt) and cos (ωt). For example, cos (3ωt+ φk) can be computed like this
cos (2ωt) = cos (ωt+ ωt) = cos (ωt) cos (ωt)− sin (ωt) sin (ωt)
sin (2ωt) = sin (ωt+ ωt) = sin (ωt) cos (ωt) + cos (ωt) sin (ωt)
cos (3ωt) = cos (2ωt+ ωt) = cos (2ωt) cos (ωt)− sin (2ωt) sin (ωt)
sin (3ωt) = sin (2ωt+ ωt) = sin (2ωt) cos (ωt) + cos (2ωt) sin (ωt)
cos (3ωt+ φk) = cos (3ωt) cos (φk)− sin (3ωt) sin (φk)
Observe that it is also possible to save computation time if there is not a reson-
ator for every harmonic. For example, the carriers for the n = 5 resonator can be
computed with the n = 2 and n = 3 resonators carriers, with no need for the n = 4
resonator computation.
4.3 SingleࡑPhase VSC Controller Design
In order to design the single-phase full-bridge VSC controller, the physical val-
ues of the plant shown in Table 4.1 are going to be considered and Table 4.2 lists
the nominal input and output values. Following the reasoning from earlier in this
chapter, the sampling period for this controller has been chosen to be be T = 50 μs
since:
• As it will be detailed in the next chapter, the switching frequency for the
converter will be 20 kHz (mostly deઙned by the power elements).
• The DSP computation time can be optimized to take around 45 μs, therefore
50 μs was chosen to give an extra margin.
In this application, there is another important constraint regarding the sampling
time: the LCL ઙlter resonance frequency needs to be above the maximum band-
width of the controller (to avoid unnecessary ampliઙcation of the control signals),
below the Shannon sampling theorem limit (10 kHz, so the controller is able to re-
duce its eઘects) and obviously, below the switching frequency (20 kHz) in order to
ઙlter all the high frequency spectral content.
Once the sampling frequency is ઙxed, the easiest way to ઙnely adjust the reson-
ance frequency without modifying the inductors is by changing the capacitor value
from the LCL ઙlter.
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Table 4.1: Built Voltage Source Converter Parameter Values for Both Single-Phase andThree-Phase
VSC.
L1 540 μH r1 0.43Ω
L2 184 μH r2 0.15 Ω
C 10 μF C0 470 μF
Table 4.2: Single-Phase Input and Output Values.
V 230√2V ω1 50Hz
VC0 400V R 83.3Ω
4.3.1 Current Control Loop
4.3.1.1 Stabilising Controller
For the chosen structure of K(z) = k zz−a , and the plant values listed in Table 4.1,
the values for K(z) have been chosen to be k = 0.3 and a = 0.85. In Fig. 4.6 the bode
diagrams of the closed-loop transfer functions Gd(z) and G′d(z) are depicted.
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Figure 4.6: Bode diagrams of Gd(z) (blue) and G′d(z) (green) for the single-phase VSC.
Note the diઘerence between the two bode diagrams and how at 50Hz, G′d(z) is
close to 1 and the resonance peak is signiઙcantly reduced, preventing the LCL ઙlter
resonance. The new transfer functionG′d(z)will be seen as the plant to be controlled.
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4.3.1.2 FeedࡑForward Filter
To compensate the amplitude and phase of the grid current with respect to the
sinusoidal references, F(z) has been chosen to be simply a constant kinv, correspond-
ing to the magnitude of 1G′d(z) at z = ej2π50T, that is, F(z) = kinv = 1.2085.
4.3.1.3 Resonators
As mentioned earlier, electrical signals are usually symmetrical in such a way
that they contain only odd harmonics. Therefore, there is no need to place reson-
ators at even harmonics.
Following the design procedure from the previous chapter, in order to maximise
the controller robustness, the resonator angles φk must coincide with the phase of
the plant at the considered frequency ωk. Therefore, the poles trajectories of the
new closed-loop transfer function P(z) = KGd1+KGd will be perpendicular to the unitcircle (Orellana and Griñó, 2013).
On the other hand, in this case, the resonators gains have been chosen empir-
ically according to Table 4.3, decreasing their values as frequency increases since
the content of harmonics at high frequencies is smaller. Finally, the integrator I0(z)
will be 5 · 10−5 z1−z and the constant K0 will have a value of 0.1. This will serve as a
comparison to the most formalised numerical methods discussed previously.
Table 4.3: Resonators Parameter Values for the Single-Phase Controller.
Res.no. ωk (rad/s) φk (rad) gk
1 2π50 −0.0929 0.025
3 2π150 −0.2874 0.008
5 2π250 −0.5117 0.005
7 2π350 −0.7972 0.002
9 2π450 −1.1877 0.001
11 2π550 −1.6966 0.0005
13 2π650 −2.2130 0.0002
15 2π750 −2.6115 0.0001
17 2π850 −2.8925 0.00009
Fig. 4.7 shows the open-loop transfer function L = G′dΣRk. Observe how the gain
is inઙnite and the phase is null at the desired frequencies. Regarding the robustness,
as indicated previously, a good indicator is the minimum distance5 d from the open-
5This value is given by the inverse of the sensitivity transfer function inઙnity norm, d = 1‖S‖∞ ,where S(z) = (1+ L(z))−1.
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loop L(z) Nyquist plot to the critical point −1. In this case, the obtained value is
d = 0.68, indicating that the design is robust.
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Figure 4.7: Bode diagram of the open-loop transfer function L for the three-phase VSC.
Out of curiosity, Fig. 4.8 depicts a resonator closed-loop pole trajectory when
increasing linearly the gain from 0 to its ઙnal value. Observe how the trajectory is
perpendicular to the unit circle when the gain tends to 0.
4.3.2 Voltage Control Loop
As it can be observed in Fig. 4.1 and 4.2, the voltage control loop structure is
the same for both converters. The only diઘerence is the gain variation due to the
diઘerent DC bus voltage regulation values in both cases.
For the single-phase VSC, the designed proportional-integral compensator that
gives the desired dynamic response and that will be implemented is
C(z) = 0.504+ 2.507 · 10−4 zz− 1 .
This controller has been obtained by usual design methods.
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Figure 4.8: Resonator closed-loop pole trajectory.
4.4 ThreeࡑPhase VSC Controller Design
For this VSC topology, the physical parameters are the same than in the previous
section listed in Table 4.1, and Table 4.4 lists the nominal input and output values.
The sampling period for this controller will be again T = 50 μs following the same
reasons from the previous application.
Table 4.4: Three-Phase Input and Output Values.
V 230√2V ω1 50Hz
VC0 800V R 83.3Ω
4.4.1 Current Control Loop
4.4.1.1 Stabilisation Controller
For the chosen structure of K(z) = k zz−a , and the values of the plant listed in
Table 4.1, the selected values for K(z) are k = 0.074 and a = 0.92. In Fig. 4.9 the bode
diagrams of the closed-loop transfer functions Gd(z) and G′d(z) are depicted.
Exactly as happens in the previous section, G′d(z) is close to 1 at 50Hz and the
resonance peak is reduced.
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Figure 4.9: Bode diagrams of Gd(z) (blue) and G′d(z) (red). for the three-phase-phase VSC.
4.4.1.2 FeedࡑForward Filter
Analogously to the single-phase VSC, F(z) will be a constant value as well, cor-
responding to the magnitude of 1G′d(ej2π50) . In this case, F(z) = kinv = 1.0396.
4.4.1.3 Resonators Bank
For the three-phase VSC, resonators are only needed at odd frequencies which
are not multiple of three, as justiઙed earlier. The angles φk have been chosen as
usual, following the design rule of small gains to maximise the controller robust-
ness.
On the other hand, the gains gk have been determined by theHIFOODnumerical
system discussed in the previous chapter. In the Appendix B there is an example
of code using HIFOO explaining how to tune these gains. The constant K0 value
has also been determined numerically giving a proportional path of K0 = 0.615.
Table 4.5 contains the tuning values of all resonators.
Note that in this case, there are two current controllers working in parallel.
This means that there are 14 resonators in total. Fig. 4.10 shows the open-loop bode
diagram for the three-phase VSC.
The inઙnity norm of the sensitivity transfer function ‖ 11+L‖∞ indicates that the
minimum distance from the open-loop Nyquist plot to the critical point is d = 0.608.
Therefore, it can be concluded that the controller is robust.
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Table 4.5: Resonators Parameter Values for the Three-Phase Converter.
Res.no. ωk (rad/s) φk (rad) gk
1 2π50 −0.2328 0.0154
5 2π250 −0.7601 0.0119
7 2π350 −1.9420 0.0149
11 2π550 −2.5537 0.0119
13 2π650 −2.7221 0.0136
17 2π850 −2.9512 0.0115
19 2π950 −3.0370 0.0059
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Figure 4.10: G′dΣRk open-loop bode diagram for the three-phase VSC.
4.4.2 Voltage Control Loop
The design of this proportional-integral controller is carried out exactly as in
the single-phase case. The only diઘerence is the gain variation since the DC bus
voltage value regulation is diઘerent, 800V instead of 400V. The resulting voltage
controller giving the desired dynamic response and that will be implemented is
C(z) = 0.9+ 1.75 · 10−3 zz− 1 .
It is worth recalling that this controller is only necessary during rectiઙcation op-
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eration. When the converter is used as an inverter, this loop needs to be opened and
the references will be directly the respective grid currents amplitudes and angles
for each phase.
4.5 Simulation Results
Some simulations have been performed to validate the theoretical results be-
fore the controller implementation. They correspond to the three-phase three-wire
VSC since it is the most complete controller (it has two independent single-phase
controllers running in parallel) and it is possible to simulate, for example, grid un-
balances.
4.5.1 PreࡑCharge and StartࡑUp
As shown in Fig. 4.11, a pre-charge system carried out by a uncontrolled rectiઙer
takes the converter to an equilibrium point, close to the operation one, in order to
minimise the inrush currents. This equilibrium point corresponds to6 3√3π V ≈ 538V.
In practice, the pre-load is carried out by means of a power resistor that will charge
the DC bus through the semiconductor parasitic diodes. Once the bus is charged,
the resistor is short-circuited by a relay or a mosfet.
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Figure 4.11: Start-up in normal working conditions. Evolution of ig and vc0 .
The ઙrst transient (very fast, 1ms, almost not noticeable in the ઙgure) corres-
ponds to the line currents starting to ચow into the three inductors L2 and capacit-
6This corresponds to the output voltage average value in an uncontrolled rectiઙer.
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ors C branches from the LCL ઙlter. It is a high current transient, but it is fast and
presents a low energy. Immediately after, the DC bus is charged trough the power
resistor during 0.1 s.
Finally, the controller is turned on, taking DC bus voltage to the desired value
vc0 = 800V. In single-phase or three-phase four-wires converters, it is usual to start
the controller during the grid voltages zero-crossing to avoid big transients. In this
case, it is not possible since all the phases need to start at the same time and when
one phase is 0, the other two are apart 120 deg.
4.5.2 Grid Impedance Disturbances
Fig. 4.12 shows the operation of the power converter under a big grid impedance
variation. Observe that when the grid impedance increases instantaneously, the
system remains stable and reaches the steady state in few grid periods.
The grid inductance Lg varies from 0 μH to 500 μH. This is not a realistic test, but
it shows the controller robustness.
0.2 0.25 0.3 0.35 0.4 0.45 0.5
−30
−20
−10
0
10
20
30
time (s)
i g 
(A
)
Figure 4.12: Behaviour of ig when a change on the grid inductance Lg from 0 μH to 500 μH occurs
at t = 0.3 s.
It is not represented in the ઙgure, but the voltage at the connection point changes
as well when the grid impedance does. This behaviour, as discussed previously, is
due to the uncontrolled loop created by this element: the more current is ચowing,
the more voltage is produced across the grid impedance, modifying the voltage at
the connection point.
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4.5.3 Load Variations
In Fig. 4.13, a load variation is shown from 2 kW to 20 kW (R = 320Ω to R = 32Ω)
and vice-versa.
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Figure 4.13: Response of iag and vc0 when the load varies from R = 320Ω to R = 32Ω at t = 0.1 s andvice-versa at t = 0.5 s.
Observe how the steady-state is achieved quickly in both transitions. Also, the
overshoot and undershoot during the transients are approximately about a 10% of
the nominal value.
This simulation did not include any of the techniques described before to im-
prove the dynamic response (like the resonators reset or the load current feed-
forward compensation), showing that the controller does not need them to get a
good performance.
4.5.4 Grid Unbalances
Finally, Fig. 4.14 shows a sag in the grid voltage between the two phases b and
c (vbg‘). Observe that when the sag occurs, the line currents ig increase in order to
keep the active power balance.
It is important to remark that, as predicted, the DC bus voltage vc0 is not con-
stant any more and it oscillates around the reference value. This behaviour justiઙes
the use of the FIR comb ઙlter in the voltage control loop feedback path. The amp-
litude of these oscillations can be predicted by the mathematical model obtained in
Chapter 2, even when a phase is completely missing.
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Figure 4.14: Response of iag and vc0 when a sag in vbg‘ of a 33.33% of the nominal value happens at
t = 0.3 s. The measured line-to-neutral voltage van is depicted with scale 1:5.
Besides this ripple eઘect, the bus decreases initially (since one phase presents
a sag), but recovers in around 100ms. Also, note that the phase-to-neutral voltage
van is always in phase with the corresponding line current iag, giving a unity-power-
factor operation.
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“Le savant n’est pas l’homme qui fournit de vraies
réponses ; c’est celui qui pose les vraies questions.”
-Claude Lévi-Strauss
5
Implementation
and Experimental Results

5.1. Introduction
5.1 Introduction
In order to validate all the theoretical results and the simulations, a single- and
three-phase voltage source converters have been built and a set of experiments have
been carried out. This is by far the most complicated part in this thesis for three
main reasons. First, because it is necessary to build all the power hardware (espe-
cially inductors), implement drivers for the semiconductors and develop the signals
acquisition and control cards. Second, because the designed digital controller has
to be implemented into a DSP, so all the operations to be executed by the processor
need to be properly coded. And third, because one must deal with a full range of
multidisciplinary issues like: electromagnetic compatibility (EMC), common-mode
voltages, grounding, thermal dissipation, etc. Despite the importance of these top-
ics in the power supplies industry, they remain undiscussed in this thesis as they
are self contained topics in their own right.
5.2 Plant Characteristics & Eࡎperimental Setup
From the electrical diagrams shown in Chapter 2, both power converters ad-
dressed in this thesis have a very similar hardware. Therefore, a main plant has
been conceived so the the single-phase full-bridge VSC can be obtained from the
three-phase three-wire VSC by changing a few connections and the DSP ઙrmware.
This already shows the versatility of a digital controller in real applications, be-
ing able to completely change the behaviour of a same plant by only replacing the
ઙrmware on the processor.
Fig. 5.1 shows the plant built for this research, which is composed by:
• A linear programmable three-phase voltage source 360-AMX from Paciઙc,
able to perform all kind of grid disturbances (unbalances, sags, swells, voltage
harmonics, ringings, etc.). The nominal working conditions are: phase-to-
neutral voltages 230V, 50Hz (one phase or three phases).
• The inductive bank, which is a three-phase series connection of inductances
placed between the voltage source and the power converter in order to simu-
late a weak grid. The values of the equivalent inductance goes from 10 μH up
to 4.1mH.
• The power board: a module of three 80A and 1200V half bridges of IGBTs con-
nected in parallel (with reference VS-40MT120UHAPbF from Vishay Semi-
conductors), mounted on an aluminium heat sink.
• A TMS320F28335 ચoating point DSP from Texas InstrumentsTM (Texas Instru-
ments, 2016) in a development board.
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• The acquisition and conditioning signals circuit for the grid and bus currents
and voltages. The signals are low-pass ઙltered to remove the aliasing and
scaled to ઙt into the dynamic range of the DSP analogue-to-digital converters
(ADCs).
• Three double-channel isolated drivers. They receive the control signals com-
puted by the DSP and drive the IGBT gates.
• The resistive load made of a parallel connection of three power 250Ω resist-
ances.
• For the inverter operation, two 600V TDK-Lambda Genesys 600-17 DC power
supplies in series are connected to the DC bus of the converter to get 800V.
• Finally, for the inverter operation as well, a set of three transformers connec-
ted between the mains and the LCL ઙlter to obtain a good isolation at high
frequencies.
Figure 5.1: Picture of the power hardware, drivers, signal acquisition and DSP card.
As mentioned in the previous chapter, the DC bus voltage will be regulated to
400V for the single-phase VSC and to 800V for the three-phase one. Table 4.1 shows
the physical values of the plant.
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5.2.1 Switching Frequencࡏ and Sampling Period
The hardware has been conceived for a switching frequency of 20 kHz. Regard-
ing the pulse-width modulation, all the control signals are modulated using uni-
form centred pulse single-update PWM. A dead time of 2.0 μs has been found as
the shortest time to avoid short-circuits during the IGBT switching in the same leg
in any load condition.
The choice of the sampling period for the controller is a very interesting topic,
directly related to its bandwidth. For an averaged controlled switched power sup-
ply, it does not make any sense to set the controller sampling at more of twice the
switching frequency. In this thesis, the sampling rate is set to be the same as the
switching frequency, so the PWM is updated every period. This can create some
aliasing problems which are carefully addressed by the use of low-pass ઙlters.
5.2.2 Signal Conditioning Sࡏstem
5.2.2.1 Voltages Conditioning
All the voltages and currents measured from the plant need to be adapted to the
DSP ADC. The complete chain for the voltage measuring is:
1. Voltage scaling and noise ઙltering. A resistor divider reduces the high-voltage
measurements to low-level voltages so they can be handled by the rest of
the analogue conditioning chain. The resistor divider gain is determined if
function of the maximum voltage to be measured. Also, a passive RC ઙlter
will attenuate the high-frequency noises present in the signal to be measured.
2. Isolation. The DSP is isolated from the converter. Therefore, a linear opto-
coupler ACPL-790B-000E is used and its secondary side is grounded to the
isolated DSP ground (Avago Technologies, 2016a).
3. Anti-aliasing ઙltering and ઙnal scaling adjustment. Since the measurements
are taken at the same rate than the switching frequency (20 kHz), an aliasing
in form of a DC value is expected in the measurements. To avoid this problem,
an active low-pass ઙlter (implemented by a diઘerential operational ampliઙer)
has been added to attenuate the higher frequencies1, and to adjust the voltage
levels to the 3.3V ADC full scale voltage. If the measure is AC, an oઘset of
1.5 V is introduced to be able to read negative voltages.
1In discrete time, any frequency above fs2 , where fs is the sampling frequency, will be aliasedas a lower frequency component. In particular, a discrete-time sinusoidal signal of fo frequency
′′A sin (2πfo nfs + θ)
′′ where the sampling frequency fs is equal to fo, will be aliased as the DC value
A sin (θ), ∀n ∈ Z. To minimize these eઘects, the low-pass ઙlter implemented in this application
attenuates all frequency components from approximately 5 kHz. The ઙlter is ઙrst order and has a
static gain of 1.
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5.2.2.2 Currents Conditioning
The currents measuring chain is very similar to the voltages one. The only dif-
ference is that the measured currents (given by Hall eઘect sensors) are already
isolated:
1. Current scaling and noise ઙltering. For the same current, the LM-100 sensors
give a proportional voltage to the output resistor value, whichmust be chosen
to adjust the dynamic range (LEM, 2016). Then, a passive RC ઙlter will atten-
uate the high-frequency noises present in the current signal to be measured.
2. Anti-aliasing ઙltering and ઙnal scaling adjustment. The output sensor voltage
signal is already isolated, so it can directly be low-pass ઙltered to avoid ali-
asing and adjusted to the 3.3V ADC full scale voltage level.
To protect the ADC from negative or over voltages in both cases, two diodes
(one to 3.3V and another one to the ground) have been added just at the ADC
input. Finally, an RC ઙlter placed just at the ADC inputwill attenuate noises and the
capacitor will give the necessary peak current during the measurement operation.
5.2.3 Drivers
The drivers developed at the Control Laboratory can be conઙgured so they can
be used for diઘerent applications and with diઘerent semiconductors technologies
(Si, SiC): they are dual (there are two drivers per module) and each output voltage
can be positive or negative, they have an enable and a reset signal, a hardware
protection to avoid both channels to be switched on at the same time (to prevent
short-circuits), an output hardware protection to avoid damage to propagate back-
wards (transil, fuse and diodes), and a conઙgurable threshold voltage to trigger the
driver saturation signal. This threshold voltage is deઙned by changing a number
of diodes in series connected to the desaturation detection pin from the driver IC
(Avago Technologies, 2016b).
5.2.4 Digital Signal Processor
The controller has been implemented in the TMS320F28335 controlCARD from
Texas InstrumentsTM (Texas Instruments, 2010). In this card for evaluation and
development, a TMS320F28335 DSP is included in a board with a DIMM100 con-
nector that can be plugged directly into the acquisition signals card. Programming
and real-time debugging are possible thanks to a JTAG probe.
The internal clock frequency of this DSP is 150MHz and the ચoating point unit
executes a complete operation in two clock cycles, that is, at a frequency of 75MHz.
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5.2.5 Other Important Features
5.2.5.1 Dealing with CommonࡑMode Voltage
Active front-end converters like the three-phase three-wire converter present
commonmode voltage issues since theDC bus voltagemoveswith respect the input
ground due to the switching. The drivers need to follow these fast voltage changes
and may have problems to properly switch the IGBTs. In order to reduce those
eઘects, the ઙlter proposed in (Acharya and John, 2010) has been implemented.
As shown in Fig. 5.2, this ઙlter consists on two capacitors of 2 μF in series, and
connected in parallel to the DC bus capacitor. Then, the midpoint is connected to
the common node of the LCL ઙlter capacitors. Finally, this common node is connec-
ted to the ground by means of a 0.022 μF capacitor. This results in a transformation
of the common-mode voltage into a common-mode current ચowing through the
cable joining the DC bus and the LCL ઙlter.
Figure 5.2: Schematic borrowed from (Acharya and John, 2010) showing the implemented common-
mode ઙlter.
5.2.5.2 Sࡏstem Start Up
If the DC bus capacitors are discharged and the converter is connected to the
electrical grid, this will produce a big inrush current that could damage the IGBTs.
That is why, a pre-load resistor connected to the mains circuit breaker is used to
charge the DC bus capacitors through the IGBTs diodes.
There will always be the ઙrst transient to charge the grid side inductors and the
capacitors from the LCL ઙlter, but since their values are small, this transient does
not present a high energy. Once the DC bus voltage is the grid rectiઙed value, the
pre-load resistor can be short-circuited and the converter can be switched on.
In Fig. 5.3 the start-up operation can be observed. First the DC bus capacitors
are charged through the pre-load resistor, then it is short-circuited and ઙnally the
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converter is switched on. This is the same procedure for both converters.
Figure 5.3: Start-up operation of the converters.
The voltage just before the start-up of the converter is then the rectiઙed voltage.
Theoretically it should be 230√6 ≈ 563.38V but it is found to be ≈ 620V. This is due
to the the common-mode voltage compensation ઙlter described in the previous
section: a small current ચows from the middle point of the bus to the LCL ઙlter
capacitors common point. This exact behaviour has been found in simulation as
well.
5.2.5.3 Grid Isolation Transformers
For the inversion operation, two DC voltage power supplies in series are con-
nected to the DC bus. These power supplies are supposed to be isolated, but when
trying to inject current to the mains, high frequency currents take a path to the
earth and open the diઘerential protection switch (30mA). This may be due to a high
frequency isolation fault on the DC voltage power supplies. To avoid this problem,
three low-frequency transformers have been connected between the converter and
the electrical grid.
Fig. 5.4 depicts the schematic of the transformers and Table 5.1 lists the meas-
ured values at 50Hz for one of them. The turns ratio n is calculated as the geometric
mean of the turns ratio in open and short circuit, that is, n = √nonc = 1.00763.
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Figure 5.4: Low frequency transformers equivalent schematic.
Table 5.1: Low-Frequency Isolation Transformers Parameter Values.
X 1.085 μH R 0.303mΩ
bm 1.827mH gc 0.694Ω
no 0.979 ns 1.037
5.3 Controller Implementation
This section is devoted to the operation of the DSP for the real-time control
of the converters. Besides the controller, all the conઙgurations for the DSP, inter-
ruptions, peripherals and memory are also carried out in SimulinkTM by using the
Embedded Coder Support Package for Texas Instruments C2000 Processors.
5.3.1 Controller Eࡎecution Structure
A general interruption has been set to perform the control task at the sampling
frequency of 20 kHz, that is, every 50 μs. This interruption triggers the ADCs and
when the conversion is done, all the controller computations are carried out. Fi-
nally, the new control values obtained are loaded into the PWM modulators. As
earlier pointed out, the output PWM control signal going to the drivers (the switch-
ing frequency) has same frequency value of 20 kHz.
Obviously, the sampling, the controller computation tasks and the PWMmodu-
lators loading cannot last longer than 50 μs to avoid overruns in the execution. As
an external protection, a watchdog is triggered every time the interruption is ex-
ecuted. If this does not happen because the ઙrmware crashes or any other reason,
it instantly stops the converter by disabling the drivers.
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5.3.2 Automatic Code Generation
Some years ago, without ચoating point units and the lack of real-time debug-
ging tools (among other diછculties), the implementation of a digital controller was
not a simple task. Nowadays, as an example, a controller designed in SimulinkTM
(from MatlabTM) can be automatically coded by the Embedded Coder ToolboxTM.
This generates a project ready to be compiled in Code Composer StudioTM and pro-
grammed into the DSP, the whole operation taking only a few seconds. Moreover,
any parameter value can be updated in real time for debugging or tuning purposes.
Fig.5.5 shows the high level of the developed controller in SimulinkTM. This is
the main interruption code, executed periodically. Observe the inputs (ADCs) on
the left-hand side of the image, the outputs (PWMs) on the right, and the controller
in between. The main advantages of this design methodology are the possibility to
simulate the controller in the same environment before the implementation, and
the conઙguration and design by means of a graphical interface.
Figure 5.5: High level of the controller designed in SimulinkTM, ready to be built, compiled and
programmed into the DSP.
5.3.2.1 HandࡑWritten Code vs. Automaticallࡏ Generated Code
This topic can be very extensive, and even if there are some studies comparing
both methods, the results are very speciઙc and diછcult to extrapolate. The humble
ideas expressed here are only based on personal experience and are very generic.
The main diઘerence between hand-written and automatically generated code
is their structure. The last one tends to be more monolithic (with longer, but less
number of functions). It can also be optimised for diઘerent objectives including
traceability, execution eછciency or RAM memory optimisation, generating very
complex projects in a matter of seconds. It is virtually error free and in the case
of Embedded CoderTM from MatlabTM, the generated code is certiઙed for critical
applications like automotive.
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On the other hand, a ઙrmware engineer has full freedom to write the code,
accessing to any conઙguration or peripheral options that may not be available from
the automatic code generation tool. The resulting code tends to be lighter since it
is less conservative (only including necessary protections or castings on variables)
but will take longer to ઙnish and may contain errors diછcult to ઙx. In general,
time execution are very similar for both cases, being the hand-written code slightly
faster.
Finally, it is important to mention that there are tools to check the generated
code in software and hardware. The ઙrst one uses the generated code to run a
simulation, and the second one needs a hardware in the loop (HIL) testing device
that will work with the real DSP.
5.3.3 Code Optimisation and Fast Librarࡏ
A Fast Run-Time Support library (Texas Instruments, 2008) is available on-line
for the TMS320F28335 DSP in order to accelerate the computation of some time
consuming mathematical operations like divisions, square roots or trigonometric
functions. In our case, this library was used only for divisions since the sin and
cos functions are implemented by means of look-up-tables, and the square roots by
using another method based on the feedback loop shown in Fig. 5.6.
Figure 5.6: Feedback loop used to compute the square root function.
Thus, the function of the input parameterm, f(m), can be seen as the steady-state
value of the output2 y of this non-linear diઘerential equation
d
dty =
1
k(m− f
−1(y)),
where k is a constant value, proportional to the settling-time. It is easy to prove
that the solution in steady state is simply y = f(m).
Hence, to compute the square root, f−1 needs to be the square function. This is
very useful since the square root function is a time consuming operation for a DSP,
but not its inverse (the square function). Therefore, this method gives (after a short
2Time dependencies have been dropped for an easier reading.
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transient depending on the constant parameter k) the square root of a slow moving
input m(t) within a few multiplications and additions.
The diઘerential equation ddty = 1k(m − y2) turns out to be a Riccati’s equation
and the closed form solution is y = √m tanh (√mk t) (for a null initial condition). This
formula can be used to properly choose the parameter k from a dynamics point of
view.
5.4 Setࡑup as a Rectifier
5.4.1 SingleࡑPhase VSC
In this section, the experimental results for the full-bridge single-phase VSI as a
rectiઙer are presented. From the full plant (three-phase three-wire VSC), only one
LCL branch is used and one of the three legs from the bridge is permanently open.
The other two legs will switch in a complementary fashion, exactly as it happens
in an H bridge.
The nominal load is 83.3Ω (1.92 kW since the average DC bus voltage is set to be
400V). In steady state, the controller will keep the current in phase with the grid
voltage in all cases, giving a unitary power factor3.
5.4.1.1 SteadࡏࡑState Operation
Fig. 5.7 shows the steady-state of the converter at zero load. It is important to
highlight that the operation at zero current does not present any diછculty since
the converter is bi-directional. In uni-directional converters, it is usual to have a
pulsating current at zero or very light load. There is a small current consumed
by the converter which corresponds to the losses generated by the parasitic res-
istances of the components (Joule eઘect) and the semiconductors switching losses.
This dissipated power is approximately 50W since the RMS value of the measured
current is ≈ 0.21A.
On the other hand, the steady-state operation of the converter at full load is
shown in Fig. 5.8. Fig. 5.9 presents the grid current harmonic content, the active
and apparent power, and the power factor measurements. In this case the eછciency
of the rectiઙer is around 94.5%.
Note that in those frequencies where a resonator is placed, the current harmonic
content is null, or very small. Also note that, as predicted in Chapter 2, the voltage
bus oscillates around the reference value. The theoretical voltage ripple is 31.6V,
very similar to the actual ripple in the waveform (around 32V).
3Unity-power-factor operation means cos φ = 1 with respect to the mains fundamental fre-
quency.
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Figure 5.7: Steady-state operation of the single-
phase VSC at no load. DC bus
voltage (red, 100V/div), grid current
(pink, 10A/div) y grid voltage (blue,
200V/div).
Figure 5.8: Steady-state operation of the con-
verter at full load (83.3Ω). DC bus
voltage (red, 100V/div), grid current
(pink, 10A/div) y grid voltage (blue,
200V/div).
Figure 5.9: Steady-state grid current harmonic content at full load (left). Steady-state power factor,
P and Q graphics (right).
This fact justiઙes the use of the comb ઙlter in the feedback path in order to ex-
tract the signal average value. Even if the voltage PI controller would attenuate any
disturbance at 100Hz, the comb ઙlter can reject it completely reducing the control
eઘort of the current loop.
5.4.1.2 Load Variations
Fig. 5.10 represent, a transition from no load to full load (83.3Ω) and vice versa.
The second case is the most unfavourable, but the system reaches the steady-state
in 150ms, i.e., less than 8 grid voltage periods.
As it can be observed, the overshoot in the second case is only a 10% of the nom-
inal value. On the other hand, the harmonic components present in the grid current
just after the transient will take a bit longer to disappear since the resonators gains
are not as optimised as they could.
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Figure 5.10: Variation from no load to full load (83.3Ω) and vice-versa. DC bus voltage (red,
100V/div), grid current (pink, 10A/div) and grid voltage (blue, 200V/div).
As it was already presented in Chapter 4 and as it will be shown in other ex-
perimental results along this chapter, setting the values for the resonators gains
obtained thanks to the HIFOO numerical method, and using the resonators reset,
will give a faster dynamics without compromising the system robustness.
5.4.1.3 Distorted Grid Voltage
Fig. 5.11 shows the converter operation when the grid voltage presents harmon-
ics according to the IEC 77A Class 1 pattern.
Figure 5.11: Steady-state at full load with grid voltage according to the IEC 77A Class 1 pattern.
DC bus voltage (red, 100V/div), grid current (pink, 10A/div) and grid voltage (blue,
200V/div).
And Fig. 5.12 shows the grid voltage and current harmonic content. Exactly as
in the ઙrst tests, and even if the grid voltage presents harmonics, the grid current
harmonic content is very low (except, obviously, for the 50Hz component).
100
5.4. Set-up as a Rectiूer
Figure 5.12: Harmonic content to full load according to the IEC 77A Class 1 pattern (left) and grid
current (right).
This fact shows the good reference tracking and disturbance attenuation cap-
abilities of the resonant controller for periodic signals with spectral content at the
frequencies where the resonators are located. At higher frequencies, the closed-
loop plant behaves as a low-pass ઙlter and the harmonic content is naturally very
small.
5.4.2 ThreeࡑPhase ThreeࡑWire VSC
Several experimental tests have been carried out as a rectiઙer to test the per-
formance of the designed controller in the three-phase three-wire VSC. These in-
clude operation in steady state (full load, no load, with diઘerent power factors and
with a large inductive grid impedance) and during transients (load variations, sags,
swells, frequency variations and ringings). Note that the resonator gains used for
this application have been found by using the HIFOO numerical algorithm.
5.4.2.1 SteadࡏࡑState Operation
Fig. 5.13 shows the operation of the rectiઙer at no load in steady state. The cur-
rents that can be observed correspond to the losses of the converter, since the load
is not consuming any power (approximately 150W). Observe that even if the cur-
rents are small (∼ 0.24A RMS per phase), the controller forces them to be sinusoidal
and in phase with the mains at all times.
On the other hand, Fig. 5.14 shows the unity-power-factor operation of the rec-
tiઙer at full load in steady state. In this case, the load resistance is again R = 83.3Ω.
Since the DC bus voltage is regulated to 800V, the dissipated power by the load is
7.68 kW. And Fig. 5.15 presents the the power quality and line currents harmonics
spectrum in all three phases. Observe that the currents harmonics are small for all
frequencies, being 1% the measured THD.
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Figure 5.13: Phase-to-neutral voltages and line
currents at no load (currents
1A/div, voltages 100V/div).
Figure 5.14: Phase-to-neutral voltages and line
currents at full load (currents
10A/div, voltages 100V/div).
Figure 5.15: Power quality in all three phases (left) and line currents harmonics content (right) at
full load and unity-power-factor operation.
The DC bus voltage is not depicted in these waveforms, but as it will be shown
in the next experimental results, it does not present any appreciable low frequency
ripple as predicted by the theory in Chapter 2.
5.4.2.2 Load and DC Bus Voltage Variations
This section is devoted to load transition and variations in the DC bus voltage.
The no-load to full-load (and vice-versa) transitions are shown in Fig. 5.16. As it
can be observed, the ઙrst transient presents less than 2% undershot and a 6.5%
overshoot during the second one. Also note that the steady state is reached in
approximately 60ms in both cases.
The eઘect of the resonators reset (implemented in this case) can be observed in
the transition from full load to no load (the diઘerence of performance can be com-
pared with respect to Fig. 5.10). When the load is disconnected, the only available
path for the ચowing current is the DC bus capacitor and the DC bus voltage starts
to increase. However, when the resonators reset is triggered, the current demand
decreases and the reference value is quickly recovered. Furthermore, the currents
do not present high frequency harmonics since all resonators are empty.
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Figure 5.16: Transitions from no-load to full-load (left) and vice-versa (right) in the three-phase
VSC. Phase-to-neutral voltage (blue: 200V/div), line current (yellow: 10A/div), DC
bus voltage (green: 200V/div).
Another interesting test carried out is the introduction of variations in the DC
bus voltage, presented in Fig. 5.17. The voltage set point was changed from 800V
to 750V and back to 800V again. There is almost no under nor overshoot and the
transient lasts 3 grid cycles in the ઙrst case and only 2 in the second one. While the
bus voltage is 750V and since the load is a resistor, the currents decrease fulઙlling
the Ohm’s law to keep the same DC bus voltage value.
Figure 5.17: Variations in the DC bus voltage from 800V to 750V and vice-versa. Phase-to-
neutral voltage (blue: 150 V/div), line current (pink: 10A/div), DC bus voltage (green:
200V/div).
5.4.2.3 Large Grid Impedance
Large grid impedances are common in electrical systems with, for example, too
thin cables or weak generators. This is a source of problems since the current con-
sumption will change the voltage at the connection point as explained in Chapter
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2. In some cases, this can create undesired oscillations and the controller has to be
robust enough to face these disturbances.
In the same vein, an issue which is attracting increasing attention is the stabilisa-
tion of micro-grids or on-board grids (like in planes and boats) due to the growing
number of converters (behaving like constant power loads or CPL) that they need
to handle.
These experimental results show the capability of the converter to work nor-
mally when the grid impedance is large. Fig. 5.18 presents the converter steady-
state operation with a grid impedance of 4.1mH per phase at full load. Note that
the measurements are taken at the input of the converter, just after the inductors
simulating the grid impedance since it is seen as part of the mains.
Figure 5.18: Rectiઙer operation in steady state with an inductive grid impedance of 4.1mH. The
signal scales can be found at the top of the screen capture.
Figure 5.19: Currents vectors and harmonic content for full load with an inductive grid impedance
of 4.1mH.
The grid inductance is added to the LCL ઙlter, increasing the attenuation and
ઙltering high frequency harmonics even more. The 4.1mH from the grid moves the
LCL resonance frequency from 4.3 kHz to 2.3 kHz. As a reference, the attenuation
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from the control signal to the phase-to-neutral currents at 20 kHz is reduced in
30 dB approximately. That explains why the measured value of THD for all phases,
as shown in Fig. 5.19, is only 0.4% with respect to the 1.0% obtained in same case,
but with no grid impedance (Figs. 5.14 and 5.15).
5.4.2.4 Reactive Power Generation
Adding a reactive component to the input currents can be useful in several cir-
cumstances. One of themost important ones is to improve the power factor, usually
achieved by adding capacitor banks in parallel to the mains and compensate the in-
ductive currents. But this is not the only possibility when working with reactive
powers. For example, it is also a way to deal with the aforementioned stability
issues related to the grid impedance, helping to restore the electrical grid.
In these tests, the converter is compelled to produce reactive power. Therefore,
the currents amplitudes increase and their phases change in order to fulઙl the active
power balance imposed by the voltage controller.
Fig. 5.20 depicts the steady state of the converter when a capacitive current of
8A is demanded, that is, 3.9 kVA. Fig. 5.21 shows the power quality and the currents
harmonic content can be observed. Note that the power factor is only 0.03 and the
THD is only 0.5%.
Figure 5.20: Phase-to-neutral voltages and line currents at no load in steady state when a reactive
power of 3.9 kVA is demanded. The signal scales can be found at the top of the screen
capture.
For the sake of conciseness, more experimental results dealing with reactive
power are included in the next section, where the converter operates as an inverter
connected to the electrical grid.
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Figure 5.21: Power quality in all three phases (left) and line currents harmonics content (right)
when a reactive power of 3.9 kVA is demanded.
5.4.2.5 Sags and Swells
The endurance of the controller facing sags and swells has been tested with the
ITI (CBEMA) curve (Information Technology Industry Council, 2000) as a reference.
Fig. 5.22 depicts one version of this curve, borrowed from (Brito et al., 2014). The
purpose of this curve is to test the equipment integrity (especially when the voltage
swell is a very high percentage of the nominal value) and only the right half of the
graph is interesting to show the controller performance.
Figure 5.22: Version of the ITI (CBEMA) curve for the security of electricity supply, borrowed from
(Brito et al., 2014). The vertical axis represents the % of the mains voltage nominal
value and the horizontal axis the time in grid cycles.
Fig. 5.23 shows a 500ms duration swell of 120% of the mains voltage nominal
value and then, an indeઙnite sag of an 80%. The steady-sate is reached in both
cases reliably.
The limitation for swells is not the controller itself, but the boost condition: by
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Figure 5.23: One phase current and DC bus voltage responses facing voltage variations in all three
phases. Phase-to-neutral voltage (blue: 150 V/div), line current (pink: 10A/div), DC
bus voltage (green: 200V/div).
construction of the VSC, the DC bus voltage needs to be greater than √6 times
the phase-to-neutral voltage RMS value. With respect to sags, the limit will be the
current rating of the components since the currents will be bigger for the same
power value.
The DC bus voltage is steady in these tests because the sag occurs in all the
three phases at the same time. However, Fig. 5.24 shows the converter response
when there is a sag for an indeઙnite amount of time in only one phase.
Figure 5.24: One phase current and DC bus voltage in steady state when there is a sag in one phase.
Phase-to-neutral voltage (blue: 150 V/div), line current (pink: 10A/div), DC bus voltage
(green: 200V/div).
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As it can be observed, since the system is not balanced any more, the DC bus
voltage starts to oscillate around the set point value as predicted by the mathem-
atical model. Exactly as in the single-phase case, the comb ઙlter will reject these
harmonic components in only one grid cycle.
5.4.2.6 Distorted Grid Voltage
When the phase-to-neutral voltages present high harmonic content, the system
needs to keep producing sinusoidal line currents in phase with the voltages funda-
mental harmonic. This is possible thanks to the PLL, which continuously gets the
voltages fundamental harmonic, and to the resonators, which reject the other ones.
On the left-hand side of Fig. 5.25, the phase-to-neutral voltages are those deઙned
according to the IEC 77A Class 2 pattern, while the right-hand side shows the oper-
ation of the converter when voltages are clipped. Figs. 5.26 and 5.27 show, respect-
ively, the voltage and current harmonic content in one of the phases. The currents
harmonic contents increase a bit with respect to normal operation, and the DC bus
voltage is not aઘected.
Figure 5.25: Phase-to neutral voltages according to the IEC 77A Class 2 pattern (left) and clipped
voltages to 75% of nominal value (right) (blue: 200V/div), same phase line current
(pink: 10A/div) and DC bus voltage (green, in AC mode: 50V/div).
Figure 5.26: IEC 77A Class 2 phase-to-neutral voltages, and line currents harmonic content.
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Figure 5.27: Clipped voltage phase-to-neutral voltages and line currents harmonic content.
5.4.2.7 Frequencࡏ Disturbances
Fig. 5.28 shows a step variation of the grid frequency from 50Hz to 52Hz at
t = 10ms. Even if the grid frequency changes suddenly, the PLL of the controller
follows the variation retuning all the resonators and the comb ઙlter to the new
frequency value.
Figure 5.28: Variation of the grid frequency from 50Hz to 52Hz at t = 10ms into the zoomed view
(bottom). Phase-to-neutral voltage (blue: 150 V/div), line current (pink: 10A/div), DC
bus voltage (green: 200V/div).
Normally, changes in the grid frequency do not happen suddenly: they change
smoothly if there is a mismatch between the power generated and the power con-
sumed. This can be explained since most of the generators in the electrical grid are
synchronous machines with a large inertia and cannot change their speed instant-
aneously, however, a step transient is a harder test condition.
109
5.4. Set-up as a Rectiूer
Since the controller PLL can follow changes in the grid frequency value from
40Hz to 70Hz, the system can be used in areas with diઘerent fundamental frequen-
cies like 50Hz in Europe, Asia, Africa and Australia or 60Hz in America.
5.4.2.8 Ringing in Grid Voltage
Ringings are caused by reactive components when a sudden change occurs in
the grid, for example, when a power switch opens or closes connecting or discon-
necting part of the electrical sector. The frequency of the ringing is determined by
the values of inductance and capacitance in the system.
Figure 5.29: Dynamic response when a ringing in one phase-to-neutral voltage occurs. Phase-to-
neutral voltage (blue: 150 V/div), line current (pink: 10A/div), DC bus voltage (green:
200V/div).
Fig. 5.29 shows the behaviour of the power converter when a ringing in one
phase-to-neutral voltage occurs. In this case, the ringing lasts 5ms, it presents a
frequency of 2.4 kHz and the maximum amplitude at the beginning of the disturb-
ance is a 10% of the nominal phase-to-neutral voltage value (the attenuation is linear
with time). As it can be observed, currents recovers and the DC bus voltage seems
not to be aઘected by this transient.
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5.5 Setࡑup as an Inverter Connected to the Elecࡑ
trical Grid
5.5.1 ThreeࡑPhase ThreeࡑWire VSC
The last experimental results section of this thesis deals with the three-phase
three-wire converter operating as an inverter. As mentioned before in this chapter,
in order to carry out these tests, a 800VDC voltage is applied to the DC bus, and the
three 1:1 low frequency transformers are connected at the converter input (between
the mains and the LCL ઙlter).
Since the voltage sources keep the DC bus charged to a constant value, the
voltage control loop is disabled and the current references are commanded directly.
First, the steady-state operation of voltages and currents is analysed and then, some
power transients are carried out. Note that, for the sake of clarity, only one phase
is shown in the waveforms.
Mostly all the tests in this section are performed with the converter connec-
ted to the mains. However, in order to test the controller performance under grid
disturbances, some of the experimental results have been carried out by connect-
ing the AC source with three 1 kΩ power resistors in parallel (in star connection)
in between. This way, the grid voltage is imposed by the AC source and the cur-
rent delivered to the resistors will be shared between the voltage source and the
inverter.
5.5.1.1 SteadࡏࡑState Operation
Fig. 5.30 presents the converter in steady-state at zero load: no current is being
injected from the DC bus to the grid. The current measurements and voltage THD
can be found in Fig. 5.32. As it can be observed, the RMS mains voltage value is
240V, with a frequency of 50Hz and the THD is 2.5%.
Because the grid currents are commanded directly and the voltage sources con-
nected to the DC bus compensate for any losses, they are virtually zero4 (an average
of only 127mA RMS measured per phase).
The next test, presented in Fig. 5.31, is the inverter working in steady-state at
full-load and unity-power-factor operation, injecting a current of 15 A amplitude
per phase to the grid. As it can be seen in the measurements shown in Fig. 5.33,
the total power is 7.64 kW (2.55 kW per phase). The currents THD is around 1.5%
and the power factor is virtually 1 (0.9993 for phases 1 and 2, and 0.9805 for the third
one).
4Remember that during rectiઙer operation at no load, some grid current is needed to compensate
for the converter parasitic and switching losses and keep the DC bus voltage constant.
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Figure 5.30: Grid-connected three-phase three-
wire inverter at zero load (steady-
state).
Figure 5.31: Grid-connected three-phase three-
wire inverter at full load (steady-
state).
Figure 5.32: Mains voltage THD (left) and current measurements (right). Inverter operation at zero
load.
Figure 5.33: Power measurements (left) and grid currents THD (right). Inverter operation at full
load.
To end this section, Fig. 5.34 presents the inverter in steady-state delivering 5A
active and −8A reactive current per phase (capacitive operation). The theoretical
RMS current value is 1√2
√52 + 82 ≈ 6.6A. The total active power is approximately
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2.55 kW and the reactive power is 4.07 kW. Fig. 5.35 shows the power and currents
THD measurements.
Figure 5.34: Steady-state inverter operation delivering 5A active and −8A reactive current.
Figure 5.35: Power (left) and currents THD measurements (right). Capacitive steady-state opera-
tion.
5.5.1.2 Active and Reactive Power Transients
These tests present the converter performance under several transients involving
active and reactive power, and voltage harmonics.
Figs. 5.36 and 5.37 shows a load variation in unity-power-factor operation from
5√2 to 15√2 A RMS and vice-versa. The settling time in both cases is about 3 grid peri-ods, and even higher frequency harmonics are rejected in the same time window.
These tests are exactly the same as the ones presented in the previous section
(working as a rectiઙer), but the power is ચowing into the electrical grid instead.
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Figure 5.36: Load transient from low to high
load. Inverter in unity-power-
factor operation.
Figure 5.37: Load transient from high to low
load. Inverter in unity-power-
factor operation.
In Fig. 5.38, a sudden change from inductive to capacitive current is presented.
The demanded active current amplitude is 5A and the reactive power changes from
10 to −10A. This time, the transient lasts only 2 grid periods.
This shows, not only the possibility of this converter to exchange reactive power
with the grid, but also to act fast face to a sudden change in the demand or in the
electrical sector.
Figure 5.38: Transient from inductive to capacitive current during inverter operation.
And ઙnally, Figs. 5.39 and 5.40 show a load transient when the phase-to-neutral
voltages present a high harmonic content following the IEC 77A Class 2 pattern.
The current changes from zero to an amplitude of 8A and the steady-state is reached
in 3 grid periods.
Note that in this test, the resonators reset never triggered since the DC bus
voltage is kept constant by the DC sources. However, if the impedance of the device
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Figure 5.39: Load transient from zero to me-
dium load. Inverter operation
with voltage harmonics.
Figure 5.40: Load transient from medium to
high load. Inverter operation with
voltage harmonics.
connected to the DC bus was higher (like a battery), the voltage could vary in a
transient and the resonators reset could be turned on.
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“I learned very early the di७erence between know-
ing the name of something and knowing some-
thing.”
Richard Feynman
6
Conclusions
and Future Work

6.1. Introduction
6.1 Introduction
In order to put this thesis into a wider context, and thanks to the background
of few years working as a design engineer in the power electronics business, one
can state that the general trend is, without any doubt, towards the digital world.
Due to the growing complexity in products, microprocessors were adopted very
fast by companies to carry out monitoring or management tasks, communications
or other high level operations which would be very diછcult to perform otherwise.
Nevertheless, even if digital control was formally started in the mid 20th century,
companies still tend to use analogue controllers to operate power converters, and
this is due to three main reasons:
• The fact that microprocessors were expensive devices in the early stages, not
very powerful to perform real-time control operations and diછcult to use.
• There are speciઙc and conઙgurable integrated circuits designed to control the
most popular power converters topologies.
• The design of digital controllers require a diઘerent knowledge from power
electronics, ઙrmware or software engineering.
However, micro-controllers are much cheaper, eછcient and powerful nowadays
(running very fast, with ચoating-point units or multiple cores) and there are tools
to generate the code automatically, giving capabilities and advantages to digital
controllers impossible to obtain in the analogueworld. In that regards, this research
tries to ઙll the gap in the design chain by setting a methodology to obtain and
implement with ease a digital resonant controller.
6.2 Contributions
Themain contribution in this research is in the resonant control ઙeld, more spe-
ciઙcally in the design procedure and implementation of digital resonators in AFC
control. This technique, which has been previously used in mechanical systems,
has been introduced as a digital resonant controller, designed and experimentally
veriઙed in single- and three-phase voltage source converters.
From the controller perspective, the main contributions are:
• The resonator as a control element is analysed theoretically in continuous and
discrete time. In the z-domain, it is important to know that these controllers
may present non-minimum phase zeros, which will have implications for the
higher level controllers.
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• A design methodology has been developed within the AFC control technique
framework for inઙnite-gain and ઙnite-gain resonators, especially for low gains.
Their angle can be chosen analytically to maximise the robustness, but the
gain tuning constitutes a non-convex optimisation problem thatwas addressed
numerically.
• Finally, an anti wind-up scheme to limit the control action has also been pro-
posed. This system is useful to limit the resonators output in a ઙxed band to
fulઙl speciઙcations or to avoid an over integration during big transients.
And from the electronics side:
• Both VSC topologies have been studied mathematically obtaining their mod-
els and discretising them, including the LCL ઙlter and taking into account its
resonant eઘects.
• From themodels, their dynamics has been analysed getting the perfect control
and zero dynamics. This is necessary to judge if the control objectives are
feasible or not.
• Furthermore, the power limitations due to the control signal have been found,
giving the maximum active and reactive components that the converter can
handle from the electrical grid in any direction.
It is important to remark that the controller design is carried out completely
in discrete time. That is why the plant to be controlled is discretised, instead of
designing a continuous-time controller which will need to be discretised. This is
coherent since the control is digital and it only sees a discretised version of the
real world, and not the real plant in continuous time. However, this is a controver-
sial point due to the existing familiarity and conઙdence in continuous-time design
procedures and tools. The conception of a controller in continuous-time is widely
used and the direct design in discrete-time requires a diઘerent understanding of
the ઙeld.
From the practical point of view, a complete experimental plant has been built
with all the necessary elements to prove the theoretical results; this was without
any doubt, the most challenging and rewarding part. The main contribution is not
about the hardware itself, but rather the controller implementation methodology.
Once the digital controller is designed and the hardware is ready (i.e., plant tested
in open loop and sensors calibrated), the automatic code generation tools carry out
the implementation very fast. Therefore, these tools:
• Reduce the global development time.
• Reduce (or eliminate) code errors.
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• Can be validated for any domain (like automotive).
• Have the possibility for real-time debug or tuning.
In view of the experimental results, they show the controller robustness facing
a wide range of disturbances at either load and grid side (frequency changes, sags,
swells, weak grids, high harmonic content, etc.). It is worth mentioning that no
active damping methods were used and that all the control is carried out by only
measuring two grid currents, two mains voltages and the dc voltage bus.
For all these reasons, this controller ant its fast design methodology are very
interesting and could be used in any digital control project, especially in the power
electronics industry to develop any kind of active front-end converters, shunt active
ઙlters or active power-factor correction devices.
6.3 Future Lines of Research
Several areas of interest could beneઙt from further research based on this work.
One of themost interesting things about the AFC control technique is its usefulness
in any system subjected to periodical disturbances. It has been applied successfully
to mechanical and electrical systems, but it could also be applied to, for example,
thermodynamic systems, active noise control or to reject any kind of vibration.
From the controller perspective, the tuning of resonator gains is a non-convex
problem and very diછcult to address from an analytical perspective. The HIFOOD
numerical method used gives some interesting and valid results, but they are local
optimums and very dependent on the initial conditions. More investigation in these
kind of methods could give better results, even when the φk resonators angles are
also parameters to be optimised by the algorithms.
Furthermore, the resonators design could be explored in depth from other per-
spectives, for example, introducing some speciઙcations in the design giving to the
input impedance (or admittance) of the converter an appropriate shape in the fre-
quency domain to contribute to the grid stability.
Also, it would be very interesting to ઙnd the relationship between the reson-
ators control loop and a plug-in structure, exactly as in resonant controllers. This
could lead to simpler criteria for the system stability analysis. In reality, several
techniques with diઘerent names (like proportional-resonant or synchronous-frame
control1) are the same from the mathematical point of view. Therefore, ઙnding the
relationship between them could lead to a more general and easier to understand
control technique.
1Even a particular case of a second order generalised integrator can be seen as a resonator.
121
6.3. Future Lines of Research
Another topic related to he stability of the grid is the constant-power load (CPL)
problem. Most of the grid-connected power converters behave as CPL and, since
they are increasing in number, they may create stability issues which are diછcult
to address, but which should be understood in order to prevent or minimise them.
Finally, even if it is not the main topic of this thesis, the automatic code genera-
tion is a very powerful tool that saves time in the digital controllers implementation.
This procedure is very appealing to the technology industry sector and it would be
very interesting to increase their ચexibility and eછciency.
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There are several techniques that can be used to ઙnd the mathematical model of
power converters. Many of them are well known techniques, mostly derived from
(Middlebrook and Cuk, 1976), and can be applied to a wide range of topologies.
Even if they are all equivalent, some of them are more suitable depending on the
converter to be modelled.
For instance, regarding the topologies studied in this thesis, two diઘerent ap-
proaches were applied for the single- and the three-phase three-wire VSC.
A.2 SingleࡑPhase FullࡑBridge VSC Modelling
The most intuitive method to model a power converter is to analyse separately
every switching state and then, join them by using an auxiliary variable (the control
signal). This procedure is ideal if there are few switching states.
As shown in Fig. A.1, there are only two possibilities for the single-phase con-
verter
L2di2dt = −vC − r2i2 + vg L2
di2
dt = −vC − r2i2 + vg
L1di1dt = vC − r1i1 − vC0 and L1
di1
dt = vC − r1i1 + vC0
CdvCdt = i2 − i1 C
dvC
dt = i2 − i1
C0dvC0dt = −i0 + i1 C0
dvC0
dt = −i0 − i1,
Figure A.1: Possible switching states for the single-phase converter.
It is very easy to show that these two systems can be merged by using the
auxiliary control variable u ∈ {−1, 1} to give the non-linear diઘerential equation
system 2.1. Under these two assumptions, the equations become linear and make
possible its discretization and a direct digital controller design:
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• The discrete control variable u(t) switches at a very high frequency with re-
spect to the natural voltage and currents dynamics. If so, the system can be
averaged and the control signal can be seen as a continuous-time variable
u(t) ∈ [−1, 1].
• Even if the dc voltage bus vC0 oscillates at twice the mains frequency, its amp-
litude is small with respect to the average value v¯C0 = VC0 . Assuming that this
value is simply a constant value VC0 , the diઘerential equation system becomes
linear.
A.3 ThreeࡑPhase ThreeࡑWire VSC Modelling
In this case, instead of solving every switching state independently, it is easier
to replace every switch by dependent current and voltage sources. By doing so,
only one analysis is necessary to obtain the diઘerential equations system. For the
sake of simplicity and as it is shown in Fig. A.2, only a L input ઙlter is going to be
considered, but the result can be easily extrapolated to LCL ઙlters.
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vb
va
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dcvo
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Figure A.2: Equivalent diagram of a three-phase three-wire power converter.
Note that the bus capacitors have been split to show the virtual point n′ (each
capacitor has a voltage vo2 , so vn′r = vo2 ) and that the current ચowing to the load is io.
The diઘerential equations system can be directly written as
Ldiadt = −iarL + van − davo − vrn
Ldibdt = −ibrL + vbn − dbvo − vrn
Ldicdt = −icrL + vcn − dcvo − vrn
Cdvodt = daia + dbib + dcic − io.
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These equations are very useful to analyse, for example, what is the relationship
with the points n and n′. Adding the currents equations one can write
L
(dia
dt +
dib
dt +
dib
dt
)
= −(ia + ib + ic)r+ (van + vbn + vcn)− (da + db + dc)vo − 3vrn,
supposing balanced voltages and knowing that in a three-wire system the line cur-
rents sum zero one obtains ઙnally
0 = −(da + db + dc)vo − 3vrn.
The control signals da, db and dc belong to the interval [0, 1]. A simple reparamet-
rization leads to a three new control signals ua, ub and uc belonging to the [−1, 1]
interval1.
0 = −(ua + ub + uc)vo2 +
3
2vo − 3vrn.
Therefore, it can be shown that if the three control signals sum zero (ua+ub+uc = 0),
vo
2 = vn′r = −vrn, that is, in average, the points n and n′ are at the same voltage.
1The reparametrization is simply dx = ux2 + 12 .
127

B
Code Examples
of HIFOOD

B.1. Introduction
B.1 Introduction
In this appendix, two simple examples of how to use de discrete-time version
of HIFOO to ઙnd a ઙxed-structure controller in MatlabTM code are presented. In
the ઙrst case, phases are chosen following the procedure in Chapter 3, being all
the gains gk the elements to be optimized by the algorithm. In the second case,
resonator phases φk are also left as free parameters to be optimized.
B.2 Tuning Resonator Gains
This is the code for 7 resonators and also for the parallel proportional path. The
extended plant structure Pl is a MISO system made up of the seven resonators
and the plant in series, being the controller a constant vector which represents the
resonator (and proportional path) gains to be tuned. Fig. B.1 depicts the extended
plant Pl and the controller with all the inputs and outputs.
Figure B.1: Extended MISO plant Pl and controller.
% Pl Plant definition.
% A, B, C, D contains the extended MISO plant where:
% - res_n represents the nth resonator (with unit gain),
% - fb1 is the original plant + stabilisation controller.
% - the proportional phath is added as a unit feedback.
% Finally, the extended plant with an extra (unused) input
% and output is stored in Pl.
[A,B,C,D] = ...
ssdata(series(parallel(...
parallel(...
parallel(...
parallel(...
parallel(...
parallel(...
parallel(res_1,res_5,[],[],1,1)...
,res_19,[],[],1,1)...
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,res_17,[],[],1,1)...
,res_13,[],[],1,1)...
,res_11,[],[],1,1)...
,res_7,[],[],1,1)...
,1,[],[],1,1),fb1));
Pl = ss(A,[zeros(18,1),B],[zeros(1,18); C],...
[0,0,0,0,0,0,0,0,0; 0,D],Ts);
% Plant definition of inputs and outputs
Pl.InputGroup.U1 = 1;
Pl.InputGroup.U2 = [2 3 4 5 6 7 8 9];
Pl.OutputGroup.Y1 = 1;
Pl.OutputGroup.Y2 = 2;
% Controller structure
[Ah, Bh, Ch, Dh] = ssdata(ss(0, 0, [0; 0; 0; 0; 0; 0; 0; 0], ...
[1; 1; 1; 1; 1; 1; 1; 0]));
hat = struct('Ahat', Ah, 'Bhat', Bh, 'Chat', Ch, ...
'Dhat', Dh, 'replicated', false);
% Optimization options
options = struct('cpumax', inf, 'fast', 0, 'prtlevel', 0, ...
'structure', hat, 'hinfalg', 'matlab', ...
'nrand', 3, 'normtol', 1e-8, ...
'evaldist', 1e-8, 'weight', 1, ...
'weightNormK', 0, 'augmentHinf', 0, ...
'epsilon', 0.0001);
% Initial conditions for the resonators gains
g1 = 0; g5 = 0; g7 = 0; g11 = 0;
g13 = 0; g17 = 0; g19 = 0; gp = 0;
% Calling the HIFOOD main function
Ctrl = hifood(Pl,1,ss(0, 0, [0; 0; 0; 0; 0; 0; 0; 0], ...
[g1; g5; g7; g11; g13; g17; g19; gp]), ...
'p', options);
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HIFOOD has several optimizing options. The parameter 's'minimises locally the
spectral abscissa (max(real(eigenvalues))) of the closed loop plant and the parameter
'p' minimises locally the pseudo-spectral abscissa of the closed loop plant (for
robust stability margin).
% Saving the found controller in "d"
[~,~,~,d] = ssdata(Ctrl);
B.3 Tuning Resonator Gains and Phases
If the angles φk are also free parameters to be tuned, the resonators need to be
included into the controller structure to be optimized instead into the plant like in
the previous example. This is the code for two resonators and the parallel propor-
tional path. Observe that the controller structure is not a vector of constants any
more:
[Ah, Bh, Ch, Dh] = ssdata(ss(zeros(3), [1; 1; 0], ...
[1 0 0; 0 1 0; 0 0 0], [1; 1; 0]));
% Initial conditions for the resonators parameters
a1 = 0; a2 = 0; a3 = 0;
b1 = 0; b2 = 0;
c1 = 0; c2 = 0;
% Calling the HIFOOD algorithm
contr = ss(zeros(3), [b1; b2; 0], [c1 0 0; 0 c2 0; 0 0 0], ...
[a1; a2; a3]);
Ctrl = hifood(Pl, 3, contr, 'p', options);
[~,b,c,d] = ssdata(Ctrl);
Note that there are seven parameters to be optimized. This is due to the non-
linear relationship between the transfer function coeછcients and the φk angles. The
expressions which relate the optimized values to the resonators parameters are
g1 = a1*sqrt(((b1*c1/a1+cos(w1*Ts))/sin(w1*Ts))^2+1);
phi1 = atan2(b1*c1/a1+cos(w1*Ts),sin(w1*Ts));
g2 = a2*sqrt(((b2*c2/a2+cos(w2*Ts))/sin(w2*Ts))^2+1);
phi2 = atan2(b2*c2/a2+cos(w2*Ts),sin(w2*Ts));
g3 = a3;
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It is important to highlight that this is only one possibility of many diઘerent
ways to deઙne this problem.
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